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ABSTRACT 
Behavioral modeling, functional modeling and simulation for both digital 
and analog systems are powerful tools of verification in the mixed-signal 
(analog and digital) circuit design process. Recently approved IEEE standard 
802.3z l000BASE-X (Gigabit Ethernet) physical layer represents such a 
mixed signal system. The l000BASE-X represents a complex and challenging 
mixed-signal system that transfers data at very high speeds. The system is 
composed of a Physical Coding Sublayer (PCS) that is entirely digital and a 
Physical Media Access (PMA) sublayer that is a mixed-signal subsystem but 
is predominantly analog. In this work, the entire l000Base-X mixed-signal 
system was modeled. The digital parts using Verilog® and the analog parts 
using SpectreHDL® (Spectre Hardware Description Language). The top-
level integration of the mixed-signal system was achieved using 
Spectre Verilog®. The entire physical layer was realized and verified in a 
0.35µ CMOS technology. The PCS sublayer was synthesized down to the 
gate level using Synopsys®. 
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1. INTRODUCTION 
1.1 Purpose of Chapter 
In this chapter subjects covered by this thesis are introduced, those 
subjects include the importance of functional verification, mixed-signal 
simulation, Gigabit Ethernet and synthesis tools. Finally the thesis 
perspective is introduced at the end of the chapter. 
1.2 Preface 
1.2.1 Modeling and functional verification 
In the design flow of any system, there is always a debate between two 
camps. There are those who are calling for spending enough resources on 
functional modeling and verification of the system before the start of the 
actual design process. On the other hand there are those who are calling to 
limit this step by deriving general specifications that experienced designer 
can determine their feasibility. The debate would go on to include different 
qualities that are found in one approach and not in the other. These qualities 
include probability of hitting a major problem later in the design process, 
time to market, optimization of the design ... etc. We are not going to get into 
this argument of which way is better, but rather to show that it is possible to 
get the advantages of both. 
Due to major advances in computer aided design (CAD) tools for digital 
systems, one only needs to add moderate design effort on the functional level 
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and then use different tools to get the final design. The tools for digital 
systems include synthesis, floor planning, placement and routing. All the 
mentioned tools are available on the market. A suggested design flow 
diagram for digital systems that describe the order of using the tools is·shown 
in figure 1. 1. 
Design Specification 
Data flow coding 
Funcional Testing 
N 
Verification 
Logical Synthesis 
N 
Verification 
Floor Planning 
Place & Route 
N 
Verification 
Implementation 
Figure 1.1 Digital design flow diagram. 
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For analog systems a design process is shown in figure 1.2. Most of the 
steps are custom done for a specific design. Although the number of elements 
in an analog design, in general, is smaller than those for a digital design, it-is 
usually more. time consuming. Analog designs, as will be mentioned later, 
Design Specification 
Modeling & Calculations 
Simulation 
N 
Verification 
Layout 
Simulate with parasitics 
N 
Verification 
Fabrication 
Testing 
N 
Verification 
Production 
Figure 1.2 Design flow diagram for analog systems. 
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are more complex than digital designs, thus making them more difficult to 
synthesize. Despite the previous reason, there are signs and trends in the 
market in addition to research work that indicate that analog synthesis is 
only a matter of time [1,2]. 
1.2.2 Mixed-signal simulation 
In reality all the circuits are the same analog or digital. The same 
laws of physics apply to both. Due to limitations in the analog simulators' 
speed and size handling capabilities, digital simulators use functional 
characteristics of the digital circuits in simulation instead of physical 
characteristics. Functional simulation is faster and can handle larger circuit 
sizes. 
Mixed-signal systems are systems that have a combination of analog 
and digital circuits. Many of today's applications are classified as mixed-
signal systems such as digital-to-analog converters, analog-to-digital 
converters, digital sound synthesizers, and data networking systems, to 
mention a few. 
Using a digital or an analog simulator to run a simulation on a mixed-
signal. system is impractical, each of the simulators has its own inherit 
limitations and features. Mixed-signal simulators use a combination of both 
analog and digital simulators together. More about mixed-signal simulators 
is covered in section 1.2. 
5 
The Gigabit Ethernet l000BASE-X is a data networking mixed-signal 
system. It has both analog and _digital parts. To be able to simulate the 
system as a whole we need a simulator that can simulate mixed-signal 
circuits. More about the Gigabit Ethernet is covered later in sections 1.2.3 
and 1.4. 
1.2.3 Gigabit Ethernet 
This is the latest generation of the Ethernet standards series by the 
Institute of Electrical and Electronics Engineers (IEEE). Ethernet, which is 
defined later in section 1.3, is a local area network wired communication 
technology [6]. Gigabit Ethernet has different varieties that are classified 
according to their media: l000BASE-LX and l000BASE-SX across fiber; 
l000BASE-CX across Cat-3 copper; and l000BASE-T across Cat-5 copper [3]. 
The justification for Gigabit Ethernet upgrading from the previous versions 
(working at 100 MHz) is set in the "Five Criteria" by its study group [3]. 
1.3 Mixed-Signal Simulation 
1.3.1 Digital simulation 
The main reasons for the invention of Hardware Description 
Languages (HD Ls) are simulation, documentation, and recently synthesis [7]. 
Synthesis essentially is the process of transforming functionality, which is 
initially described in HDL, to an optimized technology-specific netlist [11]. 
Simulation gives the designer the power to verify the design, and enables the 
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testing of different modeling variations before realizing the design. 
Documentation enables the designer to re-use his/her or others parts of the 
design for future designs. Synthesis is achieved by adding a level of effort 
during coding, see figure 1.1 for the design steps of digital systems, more 
about the levels of abstraction in section 1.5 about the synthesis. 
HDLs have a different nature than the normal programming 
languages such as FORTRAN, Pascal and C that are sequential in nature. It 
has a parallel nature, which enables modeling of concurrency that describes 
the hardware elements [5]. 
Verilog® HDL is a general-purpose hardware description language. It 
has the ability to simulate large digital designs with adequate speed 
compared to other HDLs such as VHDL. Verilog® HDL supports hierarchical 
building of a design which is a natural bottom-up flow of design. Circuits can 
be described at many levels, figure 1.3 shows many of those levels classified 
according to· the abstraction level [5], where the abstraction level describes 
the system elements interaction details. 
Verilog® HDL supports many levels of abstractions, from system level 
down to switch level [8]. Finally this HDL is supported by many popular 
synthesis tools such as Synopsys®, which supports the register transfer level 
(RTL) description, it is also called the dataflow level, where the description of 
how data flows between registers and how data is processed between 
More 
Details 
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System Level 
Architectural Level 
Behavioral Level 
Algorithmic Level 
Register Transfer Level (RTL) 
Boolean Equations 
Structural Level 
Gates netlist 
Switches Level 
Transistor Level 
Polygons 
Masks 
Figure 1.3 Some of the levels of circuit abstraction [7]. 
More 
Abstract 
registers. In the behavioral level of abstraction, only the desired design 
algorithm is defined, no concern about the hardware implementation. 
Digital simulators use logical functionality of the circuit in simulation 
rather than the physical laws to achieve higher speed and more size handling 
. capacity than analog simulators for the following reasons. The logical 
functional description has two discrete states (true and false) with one 
variable for each node compared to continuous states for analog (continuous 
signal) with two variables (voltage and current). In digital circuits usually 
signal flows in one direction throughout the circuit compared to undefined 
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signal flow direction through analog circuits that even can change direction 
during simulation. Current always flows from higher to lower voltage. 
1.3.2 Analog simulation 
Analog simulation is by far more complicated than digital circuit 
simulation, analog simulators use physical laws in defining analog elements 
models and in defining the relationship between elements. Most analog 
simulators create a sparse matrix, and using integrating algorithms that 
take variable steps in time and solve the sparse matrix for all voltages and 
currents for each time step. The solving of the sparse matrix involves solving 
a set of equations using iterative methods, such as Newton-Raphson. 
As was mentioned previously in section 1.2.1 in the comparison 
between analog and digital simulators circuit size handling capacity for 
analog simulator is much more limited compared to digital simulators. This 
comes from the fact that the sparse matrix size is increased for each 
additional element added. Unlike digital simulators there are always 
approximations in voltage and current values, errors can accumulate for each 
step in time. There are good analog simulators available dealing with real 
circuit elements such as resistors, transistors, diodes ... etc, those simulators 
give reliable simulation results. Classical analog simulators do not have the 
· capability of higher levels of circuit descriptions, where digital simulators 
have many levels of abstraction. 
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In short, analog simulators use continuous signal values, the time step 
1s finer to reduce approximation errors, signal flow is not unidirectional, 
number of elements affect the speed of simulation, and accuracy is important 
factor in the correctness of the simulation. 
As a result of the need of higher level of abstraction in analog 
simulators as was mentioned in the previous paragraph, some analog high 
level description languages have evolved from the classical analog 
simulators. The new analog simulators cover the area between the classical 
analog simulators and the digital simulators. The high-level analog 
simulators use analog functional descriptions that are similar ,to digital 
simulators, and at the same time they use analog signal levels. One of these 
is spectreHDL® which uses functional description text files to model the 
behavior ofelectrical circuits [9]. The functional description includes defining · 
the mathematical relationships between input and output terminals, their 
connections, anq the parameters for the elements defined. 
1.3.3 Mixed-signal simulation 
As was mentioned in the preface 1n section 1.1.2 many of today's 
practical systems contain both analog and digital parts. It would be 
impractical to use analog simulators for digital circuits since it contains 
thousands of elements, and it would be imprecise to use digital simulators for 
analog circuits since it needs more accurate calculations. So a new class of 
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simulators appeared that can simulate mixed-signal systems. Next the 
different kinds of mixed-signal simulators are mentioned. 
The main configurations for mixed-signal simulators are native, 
mixed-simulator, glued, digital with limited analog, and analog with limited 
digital [10]. Native configuration combines both analog and digital 
simulators into one simulator, mixed configuration used in a logic simulator 
in addition to the native simulator, glued configuration combines both an 
analog and digital simulator together with an interconnecting function, 
digital with limited analog uses digital simulator that has few analog 
capabilities, and the analog with limited digital is an analog simulator with 
few digital simulator capabilities [10]. 
SpectreVerilog® is a glued mixed-signal simulator. As the name 
implies, it can utilize both Verilog® and SpectreHDL® simulators [11]. 
Figure 1.4 shows the relationship between analog and digital simulators [11]. 
In mixed-signal simulation Interface Elements (IEs) are introduced at 
the transition points between the analog and the digital parts of the circuit, 
an analog-to-digital IE in the analog to digital direction and a digital-to-
analog IE in the digital to analog direction. During a simulation, the 
intermediate results are transferred between the two sides. The IE elements 
characteristics are defined, these characteristics include rise time,.fall time, 
delay, high voltage (logic one), low voltage (logic zero) ... etc. The tool has 
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Mixed Signal Simulation Environment 
H. A l 
, , ~, 
Analog Digital 
Simulator Simulator 
... 
.... ... 
H ' 
Output Data Base 
Figurel.4 Relation between analog and digitital simulators in mixed-signal 
simulation [8]. 
ready-made IEs for TTL or MOS that can be used accordingly. 
1.4 Ethernet 
Ethernet is a cheap, fast, general purpose networking interface. It 
started in the early 70s at 3Mb/s. IEEE first standardized it as the 802.3 
standard in 1983, and it went into three major steps, the l0Mb/s in 1990, 
l00Mb/s in 1995 and finally the l000Mb/s in 1998, where each has its own 
varieties of specifications that support different physical media. The physical 
media is the media connecting elements of the network. For more detailed 
historical perspective about the Ethernet see [3,4]. 
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Ethernet uses a Carrier Sense Multiple Access with Collision Detection 
(CSMNCD) scheme to regulate access to a hardware medium, where almost 
an unlimited number of devices could be connected to the same cable, such 
that a host transmits when the cable is not in use. When two devices start 
transmitting at the same time, a collision occurs. Both senders then wait for 
a random amount of time before transmitting again, CSMNCD algorithm is 
shown in figure 1.5. The packet transmitted is received by all the other hosts, 
and discarded by those it is not addressed to. 
The 802.3z CSMNCD standard represents the first and the second 
layers in the OSI (Open System Interconnection), which are the physical and 
data link layers shown in figure 1.6 [6]. 
Wait according to 
backoff strategy 
Transmit 
jam signal 
Collision 
detected 
Ready to send data 
Transmit data and sense 
channel 
Channel bus 
No collision detected 
Transmit complete 
Figure 1.5 CSMNCD algorithem. 
OSI Seven 
Layer Reference 
The Application Layer 
The Presentation 
-
The Session Layer 
The Transport Layer 
The Network Layer 
The Data Link Layer 
The Physical Layer 
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IEEE 802.3 
CSMA/CD ModelThe 
/:1---_L_L_c_s_u_b_la_y_er __ _ 
Mac Sublayer 
The Physical Layer 
Figure 1.6 Ethernet location in the OSI stack. 
The IEEE standard 802.3z (Gigabit Ethernet) supports backward 
compatibility with previous versions. The most important attribute is that it 
still uses the same frame format. Another thing that was maintained is that 
Ethernet continues to support an enhanced form of medium-independent 
interface at the interface between the MAC and PHY layers. This interface is 
capable of supporting the different generations and media varieties. It also 
has the capability of automatic link configuration through .the auto-. 
negotiation process, use of full-duplex links, and Ethernet flow control, for· 
more information about standard 802.3z see [3,4,5,6]. 
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1.5 Digital Synthesis 
As mentioned in section 1.3.1 about digital simulation, one can write 
synthesizable code with little additional effort into the coding process. What 
that means is not every code is synthesizable. HDL can have many levels of 
abstraction ranging from system level to switch level. Between those two 
levels the RTL (Register Transfer Level) description is considered to be a 
synthesizable form of HDL code [11]. The RTL description specifies the data 
flow between registers and how data is processed by the design. Using logic 
. synthesis tools, a gate level netlist can be generated. 
A typical synthesis flow diagram is shown in figure 1. 7. As shown 
synthesis tools need to have a library of standard gates designed with specific 
layout dimensions to ease the later placement and route processes. This 
library would have the timing information, power consumption and area 
about each of these• gates, and it would have different versions of the same 
gate with different sizes, which result in different speeds, power consumption 
and area values. The process starts by transferring the RTL description into 
a gate level netlist. The next step is to map the general gate level netlist to 
the technology library provided. Using the specification of the inputs, 
outputs, and clock signals, and setting the constraints for power, timing and 
area, the synthesizer begins the optimization process until the design 
satisfies the required constraints. It would go through much iteration until it 
15 
ReWrite 
RTLcode 
Translation into gate level 
Mapping 
Optimization 
N 
Final Gate Netlist 
Figure 1.7 RTL synthesis flow diagram. 
Technology 
Library 
states the results. It should be noted that since the sizes of the designs are 
usually large, there is no straightforward method of optimization since that 
would require impractical time length. 
The methods used are mostly heuristic 1n nature, and the results 
depend on the original code that it started with. The tool might not reach a 
· good result although the.design could be optimized. 
The synthesis tool used in this work is the Design Compiler® supplied 
by Synopsys®, known as Synopsys®, which is a powerful synthesis tool that 
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works on RTL code and generates gate level netlist. 
Finally it is worth mentioning that several behavioral synthesis tools 
are commercially available [9,10], they are still limited to certain 
applications but the list is growing, which will allow the designers in the 
future to write high-level behavioral description. The tool can generate an 
RTL code, which then can be synthesized to get the gate level netlist [10]. 
1. 6 Thesis Perspective 
In this work, the l000BASE-X is functionally modeled according to the 
IEEE 802.3z standard. The models are simulated to verify the operability of 
the standard and the feasibility of the project. The PCS sublayer is 
synthesized and a gate level netlist is achieved. 
This work has a commercial value and was done in accordance with a 
company's specifications. The novelty of this work lies in applying the mixed-
signal simulation tools to such a complex networking system as the IEEE 
802.3z l000BASE-X Standard (Gigabit Ethernet). Finally this work has an 
importance in the challenging process of designing mixed-signal systems. 
The thesis is organized as follows. Chapter two provides the 
specifications and the functionality of the physical layer of the l000BASE-X. 
Simulation results for he PHY are shown in chapter three. Synthesis of the 
PCS results and discussion are shown in chapter four. Finally the conclusion 
is presented in chapter five. 
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There are three appendices, Appendix A contains the data code for the 
8b/10b coding scheme, Appendix B contains the state diagrams of· the 
different parts of the PCS, and Appendix C contains the scripts for the 
synthesis. 
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2. l000BASE-X LAYER SPECIFICATIONS AND 
IMPLEMENTATION 
2.1 Introduction 
In this chapter the IEEE standard 802.3z (l000BASE-X) is described 
in general, the specifications for different layers are summarized, and the 
theory of operation is highlighted. The top-level interface is also described. 
2.2 General Specification 
The relationship between the l000BASE-X IEEE 802.3z CSMA/CD 
different layers, and the corresponding Open System Interconnection (OSI) 
seven layers model is shown in figure2.1 [6]. This standard is targeting the 
lower layers of the interconnection. AB shown in figure 2.1 the l000BASE-X 
physical layer (PHY) has three sublayers, the physical coding sublayer (PCS), 
the physical medium attachment sublayer (PMA), and the physical medium 
dependent sublayer (PMD). AB can be seen in figure 2.1, we have three types 
of l000BASE-X, two for fiber and one for copper. l000BASE-LX .and 
l000BASE-SX are for operation over a pair of optical fibers and long-wave 
length and short-wave length optical transmission, respectively. l000BASE-
CX is for operation over a single copper media (Cat-3). The family of 
l000BASE-X uses the same PCS and PMA sublayers, but different PMD 
sublayer. 
OSI 
REFERENCE 
MODEL 
LAYERS 
APPLICATION 
PRESENTATION 
SESSION 
TRANSPORT 
NETWORK 
DATA LINK 
PHYSICAL 
To 1000 Mb/s Baseband ---+ MEDIUM 
Repeater Set or to 
1000BASE-X PHY 
(point-to-point link) 
1 0OOBASE-LX 
(PCS, PMA, and LX-PMD) 
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LAN 
CSMAICD 
LAYERS 
HIGHER LAYl::RS 
LLC-LOGICAL LINK CONTROL 
MAC CONTROL(OPTIONAL) 
MAC-MEDIAACCESS CONTROL 
RECONCILIATION 
"--v---' 
1 0OOBASE-SX 
(PCS, PMA, and SX-PMD) 
MDI MEDIUM DEPENDENT INTERFACE PHY PHYSICAL LAYER DEVICE 
} 
1 000BASE-X 
PHY 
1 000BASE-CX 
(PCS, PMA, and CX-PMD) 
GMII GIGABIT MEDIA INDEPENDENT INTERFACE PMD PHYSICAL MEDIUM DEPENDENT 
PCS PHYSICAL CODING SUBLAYER LX-PMD PMD FOR FIBER-LONG WAVELENGTH, clause 38 
PMA PHYSICAL MEDIUM ATTACHMENT SX-PMD PMD FOR FIBER-SHORT WAVELENGTH, clause 38 
CX-PMD PMD FOR 150-OHM BALANCED COPPER CABLING, clause 39 
NOTE-The PMD sublayers are mutually independent. 
GMU Is optional. 
Figure 2.1 802.3z l000BASE-X different with respect to OSI model layers. 
(From IEEE Std. 802.3z-1998,©1998 All rights reserved [6]) 
A summarized block diagram that shows a general block functionality 
for the l000BASE-X PHY is shown in figure 2.2 [6]. Figure 2.2 also shows, 
the top level interface signals between the gigabit media independent 
interface (GMII) and the PCS, the PCS main blocks, transmit, receive, auto-
negotiation, carrier-sense and synchronization, the PMA main blocks 
transmit and receive, and the main interface signals between sublayers. 
TXD<7:0> 
TX_EN 
TX_ER 
GTX_CU< 
PCS 
COL 
TR.AN SMIT 
be_ code-group <9:0> 
PMA TRANSMIT 
PMD 
I 
Trans:mil 
+ 
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GMII 
CRS 
CARRIER 
SENSE 
.AU 10-NEGOTIATION 
MDI 
+ 
RXD<7:0> 
Rx_DV 
RX_ER 
RX_CLK 
S'11'1 C HR ON IZATI ON 
DC_ co de-g rou p<9 :O> 
RECEIVE 
DC_bit 
Receive 
Figure 2.2 l000BASE-X functional block diagram 
(From IEEE Std. 802.3z,©1998 All rights reserved.[6]) 
The blocks shown in figure 2.2 will be described further 1n the 
discussion of the PCS and PMA sublayers later in this chapter. In this work, 
we are modeling the PCS, the PMA and the management part. Although the 
management part is not explicitly mentioned as part of the l000BASE-X 
PHY, it is implied by the standard to have a management block associated 
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with the PHY. A description for the interface from the top level will be 
provided. The implied management part will be described as well. The 
organization would be top down starting from the higher layer down, with 
the exception of the management part. 
An important note here is that, since this chapter is a description for 
the IEEE 802.3z standard, most of what is mentioned here are contained, 
implied or referenced by the standard. 
2.3 Gigabit Medium Independent Interface (GMII) 
The function of this optional sublayer is to provide a uniform interface 
to the different types of the gigabit Ethernet types, which include the 
l000BASE-X mentioned before and the l000BASE-T, which defines the 
gigabit Ethernet across (Cat-5) physical media. Figure 2.3 shows the position 
of the GMII with respect to different types of the gigabit Ethernet. 
Media Access Control (MAC) 
Gigabit Medium Independent Interface (GMII) 
lOOOBASE-X PHY l00OBASE-T PHY 
Figure 2.3 GMII position in the Ethernet layers. 
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The GMII sublayer is optional for the l000BASE-X, as shown in figure 
2.3, the GMII is between the MAC layer and the PHY layer reconciliation 
sublayer. In addition, it provides the interface for the management. This 
interface supports 1000 Mb/s, full duplex, independent eight-bit transmit and 
receive, and a simple management interface. 
In this document the signals names are in italics and their values is 
between quotations. Figure 2.4 shows the set of signals that are exchanged 
between the GMII and both the MAC layer and the physical layer. At the 
PHY side there are four groups of signals transmit group, receive group, 
status group and management group. The transmit group signals are eight-
bit of. data TXD<7:0>, the enable transmission TX_EN, the error in 
transmission TX_ER, and the synchronizing signal GTX_CLK. In table 2.1 
PLS Service Primitives Reconciliation sublayer GMII Signals 
TXD<7:0> 
TX_EN PLS_DATA.request TX_ER 
GTX_CLK 
PLS_SIGNAL.indicate COL 
RXD<7:0> 
PLS_DATA.indicate RX_ER 
RX_CLK 
PLS_DATA_ VALID.indicate RX_DV 
PLS_CARRIER.indicate CRS 
Station Management 
MDC 
MDIO 
Figure 2.4 Reconciliation Sublayer (RS) inputs and outputs and STA [6] 
connections to GMII (From IEEE Std. 802.3z,©1998 All rights reserved). 
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the combinations of the signals in transmission are shown [6]. 
The basic frame transmission is shown in figure 2.5, where first 
TX_EN and TX_ER are both low to indicate idle state between inter-frame 
transmission, then the TX_EN is set to one to indicate normal data 
Table 2.1 Permissible encoding ofTXD<7:0>, TX_EN, and TX_ER [6]. 
TX_EN TX_ER TXD<7:0> Description PLS_DATA.request parameter 
0 0 00 through FF Normal inter-frame TRANSMIT COMPLETE 
0 1 0d through OE Reserved -
0 1 OF Carrier Extend EXTEND (eight-bits) 
0 1 10 through 1E Reserved -
0 1 lF Carrier Extend Error EXTEND ERROR (eight-bits) 
0 1 20 through FF Reserved -
1 0 00 through FF Normal data transmission ZERO. ONE (eight-bits) 
1 1 00 through FF Transmit error propagation No applicable parameter 
NOTE-Values in TXD<7:0> column are in hexadecimal. 
GTX_CLK 
TX_EN 
TXD<7:0> J. --preamble-- X x:::x X X X -FCS-}. 
TX_ER 
•• CRS ul \\\_ 
COL 
Figure 2.5 Basic frame transmission. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
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transmission then reset to indicate end of transmission. 
The indication of an error during transmission is shown in figure 2.6. 
When the TX_ER is set at the same time the TX_EN is set that indicates an 
error as shown in figure 2.6, TXD are indicated as ''XX". CRS and COL 
signals will be described later in this section. 
The transmission with carrier extension is shown in figure 2.7, burst 
GTX_CLK 
TX_EN. 
TXD<7:0> 
TX_ER 
CRS 
GTX_CLK 
TX_EN 
J. --preamble--X X x:x X XxxXxxX X A 
HI " 
Figure 2.6 Propagation an error within a frame. 
(From IEEE Std. 802.3z,©1998 All rights reserved [4]) 
\\\_ 
TXD<7:0> -FCS- XE x]xr X EX NX DX---preamble--- x x x 
TX_ER 
CRS 
COL 
Figure 2. 7 Burst transmission. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
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transmission indicate multiple packet transmission without giving up the 
interface. Setting the TX_ER, resetting the TX_EN and placing the value 
hexadecimal "OF" on the TXD data lines indicates the packet extension, as 
shown in figure 2.7. Not shown is the indication of an error during extension 
[6], where the TXD is set to hexadecimal "IF" during extension. 
Receive signals receive eight-bit of data RXD, receive data valid 
RX_DV, receive error RX_ER, and the synchronizing signal RX_CLK. Table 
2.2 shows the combinations of these signals used. As in the transmit signals, 
there are some of the reserved cases for future use. 
The basic frame reception is shown in figure 2.8. When both RX_DV 
and RX_ER are low it indicates inter-frame idle, setting the RX_DV indicates 
the data reception on the RXD lines, resetting the RX_DV indicates end of 
frame. 
The frame reception with earner extension is shown in figure 2.9. 
Setting the• RX_ER, resetting the .RX_DV and setting the RXD to 
hexadecimal "OF" indicates frame extension. 
Similar to the previous case burst reception is shown in figure 2;10, 
where the signal RX_ER is set during extension, resetting the RX_DV and 
setting RXD to hexadecimal "OF" value, between frames transmitted. 
The status signals are the carrier sense CRS and the collision COL. 
The CRS signal sets to one to indicate either transmit or receive. 
RX_CLK 
RX_DV 
RXD<7:0> 
RX_ER 
CRS 
RX_CLK 
RX_DV 
RXD<7:0> 
RX_ER 
CRS 
RX_CLK 
RX_DV 
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L z z:::z z 7 ••• \ 
/.. -pre~ble- XSRX x x::x x x X -FCS-}. 
_jg •• .. \\\ 
Figure 2.8 Basic frame reception. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
Figure 2.9 Frame reception with carrier extension. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
RXD<7:0> -Fcs- XE X~XT X EX NX DX --preamble-- X X X 
RX_ER 
CRS 
Figure 2.10 Burst reception. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
27 
Table 2.2 Permissible encoding of RXD<7:0>, RX_$R, and RX_DV [6]. 
RX DV RX ER RXD<7:0> Description PLS DAT A.indicate parameter 
0 0 00 through FF Normal inter-frame No applicable parameter 
0 1 00 Normal inter-frame No applicable parameter 
0 1 01 through OD Reserved -
0 1 OE False Carrier indication No annlicable parameter 
0 1 OF Carrier Extend EXTEND (eight-bits) 
0 1 10 through lE Reserved -
0 1 lF Carrier Extend Error ZERO, ONE (eight-bits) 
0 1 20 through FF Reserved -
1 0 00 through FF Normal data reception ZERO, ONE (eight-bits) 
1 1 00 through FF Data recention error ZERO, ONE (eight-bits) 
NOTE-Values in RXD<7:0> column are in hexadecimal. 
The COL signal is set to one to indicate the detection of a collision on 
the medium, that is transmission and reception at the s~e time. All the 
previous figures 2.5-2.11 show the behavior of the CRS signal. Figure 2.11 
shows an example of transmission with collision. 
GTX_CLK 
TX_EN 
TXD<7:0> /.. -preamble-:x x x x x x x X-JAM-\ 
TX_ER 
m .. ,, L CRS 
COL ••• ti/ \\\ 
Figure 2.11 Transmission with collision. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
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The management signals, management data input output MDIO and 
management data clock MDC, are used to exchange control and configuration 
data between the management entity and the physical layer. The data is 
exchanged using a specific frame format, where the data is transferred 
serially along the MDIO line synchronized with MDC. The frame format is 
shown in table 2.3 [11]. 
The data is applied serially from the left to right across the MDIO line, 
. synchronized with the MDC clock. The fields are: 
l. PRE (preamble), this is a thirty two-bit field of consecutive ls on 
MDIO, to indicate beginning of the management frame, this field is optional. 
2. ST (start delimiter), this is a two-bit field. A (01) transition 
indicates the start of the management frame. 
3. OP (operation code), this is a two-bit field. A (01) combination is for 
write and (10) combination is for read. 
4. PHYAD (PHY address), this is a five-bit address field. Selects which 
PHY should respond on multiple PHY system. 
5. REGAD (register address), this is a five-bit field. Selects which 
Table 2.3 Management frame Structure [6]. 
Management Frame fields 
PRE ST OP PHYAD REGAD TA DATA IDLE 
Read 1...1 01 10 AAAAA RRRRR zo DDDDDDDDDDDDDDDD z 
Write 1...1 01 01 . AAAAA RRRRR 10 DDDDDDDDDDDDDDDD z 
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register is to be operated on. 
6. TA (turn around), this is a two-bit field. Allows the line to turn 
around from being driven by the management entity to being driven by the 
PHY during the read operation. 
7. DATA (frame data) is a sixteen-bit data field. 
8. IDLE is the inter-frame spacing, where none is driving MDIO line. 
2.4 Physical Coding Sublayer (PCS) 
The functional block diagram for the l000BASE-X PHY was shown in 
figure 2.4, where it shows the interface signals with the GMII from top level 
and with the PMD in the lower level. It also shows the internal block 
diagram and the interconnections between different sub blocks for the PCS 
layer. The main functions within the PCS are: PCS transmit; carrier sense; 
synchronization; PCS receive; and auto-negotiation as shown on figure 2.2. 
During the transmit process, the PCS maps the TXD eight-bit data 
interface with the GMII into a ten-bit code-group down to the PMA. And 
during the receive 1process, the PCS maps the ten-bit into the RXD eight-bit 
data interface with the GMII. The mapping process is done using an 8b/10b 
coding scheme. Encoding is enclosed within the transmit block, while 
decoding is enclosed within the receive block. 
The functions of the blocks within the PCS, and the way they were 
implemented are discussed next. A separate section is devoted for the 8b/10b 
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coding system used. The functionality of the PCS is also described in section 
2.5. Note that all the state machines used are in Appendix B. 
2.4.1 Transmit 
The data is presented to the PCS through the TXD eight-bit bus width, 
framed using the TX_EN and TX_ER signals. The type of the code system to 
be used is based on the units of the code-groups. There are two types of code-
groups; data code-groups and special code-groups. The data code-groups are 
mapped one to one from the input data TXD. The special code-groups are 
used for signaling purposes. The signaling is used between peers on the PHY 
level, the signaling purposes are; indicating the start, end, extension of 
packets, transmitting auto-negotiation information, and to keep the 
connection during the idle time. During . transmission of the signaling 
information it is mapped into code-groups where it can have from one to four 
code-groups. 
The transmit function has two parts, the first is called the order-set 
generator, and the second is the code-group generator. In the order-set 
generator the type of the order-set to be transmitted is determined according 
to the state of the connection as determined by the auto-negotiation block, 
and it also determined by the transmit inputs TX_EN, TX_ER and TXD from 
the top level. 
In the code,..group generator, the code-groups are simply generated 
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according to the order-sets. 
In the standard, the order-set generator is defined using a finite state 
machine (FSM) (Appendix B) [6]. This state machine, during packet 
transmission, is driven by the GMII transmit signals and it uses the 
GTX_CLK as the synchronizing signal. 
The code-group generator is also defined using an FSM [6]. It uses the 
signals from the order-set generator to determine the code-groups to be 
transmitted. The code-groups generated are eight-bit wide, so they are 
encoded through the 8b/10b encoder . 
. These two state machines were implemented in Verilog®HDL at the 
RTL level of abstraction, then they are tested and verified at the block level. 
The whole transmit block is formed by combining these two sub blocks. The 
results for the testing are shown in chapter three. 
2.4.2 Receive 
· The receive block reverse the function of the transmit block, it takes 
the encoded code-groups received by the synchronization block and generates 
the corresponding RXD<7:0>, RX_ER, and RX_DV signals to. the GMII. The 
RX_CLK signal is also passed to the GMII. This block receives the code-
groups and determines the corresponding signals values that generated 
them. It uses the 8b/10b decoder to decode the code-groups. The receiver 
uses the special code-groups to determine the packets boundary, the auto-
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negotiation results, and the idle connection state. The receiver functionality 
is defined using an FSM (Appendix B) [6]. The receiver state machine was 
implemented using Verilog®HDL RTL level, the code was tested and verified 
at the block level. The results for the testing are shown in chapter three. 
2.4.3 Synchronization 
The data is, transmitted along the channel serially, so the boundaries 
between the code-groups should be attained. The function of this block is to 
ensure that the code-group boundaries are locked, and pass the received code-
groups to the receive block. To ensure that the PMA is working, correctly, 
three consecutive comma. code-groups should be received. The functionality 
of this block is defined using an FSM (Appendix B) [6]. The synchronization 
was built using Verilog®HDL at the RTL level, the code was tested and . 
verified. The results for the testing are shown in chapter three. 
2.4.4 Auto-negotiation 
The function of the auto-negotiation block · is to determine the 
capabilities of the remote-linkpartner, advertise local devise capabilities, and 
determine the optimum common mode of operation. During the auto-
negotiation phase the transmit and the receive blocks are controlled by the 
auto-negotiation process. As for other blocks, the functionality was defined in 
an FSM format [6]. 
The auto-negotiation was built using Verilog® HDL at the RTL level, 
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the code was tested and verified. The results for the testing are shown in 
chapter three. 
2.4.5 Carrier sense 
The function of the carrier sense block is to monitor the transmitted 
and the received data packets' activities. Depending on whether the PCS is ·. 
implemented as a repeater or as Data Terminal Equipment (DTE), the CRS 
signal would be asserted. For a repeater it would be asserted when a packet 
is received. For DTE, CRS is asserted when either transmit or receive is 
observed. The carrier sense block is defined as an FSM (Appendix B) [6]. The 
carrier sense block was built using Verilog®HDL and code is written at the 
RTL level, the code was tested and verified. The testing results are shown in 
chapter three. 
2.4.6 Management 
The management block is not explicitly defined. It is a collection of 
registers that are used in the PCS. It uses the frame format that was 
mentioned in table 2.3. In the standard there is no explicit format for the 
management block except for the management frame format and the 
registers it contains. The management registers are shown in table 2.4. As 
shown in the table we have 32 register address space, where registers 0 
through 8 • and register 15 are used by the l000BASE-X PHY, others are . 
either used by other PHY implementations or reserved. Note in the third 
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field the registers are described as basic or extended. The extended registers 
are optional for the standard, there are three basic registers only. 
Following is a brief description for the basic registers [6]. Table 2.5 
shows the contents of Control register (register 0), the Control· register 
I 
controls the modes of operation of the PHY, and all of the bits can be read 
from and write to. 
Table 2.6 shows the contents for the Status register (register 1), the 
Status register summarizes the current state of the PHY, and all of the bits 
are read only. Finally, table 2.7 shows a description for the Extended Status 
register (register 15). As the name imply the Extended Status register is an 
extension for the Status register, and all the bits in the Extended Status 
Table 2.4 Management register set [6]. 
Register Register name Basic/ 
address Extended 
0 Control B 
1 Status B 
2,3 PHY Identifier E 
4 Auto-Negotiation Advertisement E 
5 Auto-Negotiation Link Partner Base E 
Page Ability 
6 Auto-Negotiation Expansion E 
7 Auto-Negotiation Next Page Transmit E 
8 Auto-Negotiation Link Partner E 
Received Next Page 
9 100BASE-T2 Control Recister E 
10 100BASE-T2 Status Recister E 
11 through 14 Reserved E 
15 Extended Status B 
16 through 31 Vendor Specific E 
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register are read only 
The extended registers are optional, following is a general description 
for the extended registers. The PHY Identifier registers (registers 2 and 3), 
contain identification; company's unique identifier number, model and . 
revision of the PHY implementation 
Table 2.5 Control register bit definitions [6]. 
Bit(s) Name Description R/Wa 
0.15 Reset 1 = PHY reset RIW 
0 = normal operation SC 
0.14 Loopback 1 = enable loopback mode RIW 
0 = disable loopback mode 
0.13 Speed Selection 1 1 = Reserved RIW 
(LSB) 0.6 0.13 1 0 =1000 Mb/s 
0 1 = 100 Mb/s 
0 0 = 10 Mb/s 
0.12 Enable Auto- 1 = Enable Auto-Negotiation Process RIW 
Negotiation 0 = Disable Auto-Negotiation Process 
0.11 Power Down 1 = power down RIW 
0 = normal operationh 
0.10 Isolate 1 = electrically Isolate PHY from GMII RIW 
0 = normal operationh 
0.9 Restart Auto- 1 = Restart Auto-Negotiation Process RIW 
Negotiation 0 = normal operation SC 
0.8 Duplex Mode 1 = Full Duplex RIW 
0 = Half Duplex 
0.7 Collision Test 1 = enable COL signal test RIW 
0 = disable COL signal test 
0.6 Speed Selection 1 1 = Reserved RIW 
(MSB) 0.6 0.13 1 0 = 1000 Mb/s 
0 1 = 100 Mb/s 
0 0 = 10 Mb/s 
0.65:0 Reserved Write as 0, ienore on Read RIW 
a. R/W = Read/Write, SC = Self-Clearing. 
b. For normal operation, both 0.10 and 0.11 must be cleared to zero. 
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Table 2.6 Status register bit definition [6]. 
Bit(s) Name Description R/Wa 
1.15 100BASE-T4 1 = PHY able to perform 100BASE-T4 RO 
0 = PHY not able to perform 100BASE-T4 
1.14 lO0BASE-X 1 = PHY able to perform full-duplex lO0BASE-X RO 
Full Duplex 0 = PHY not able to perform full-duplex lO0BASE-X 
1.13 lO0BASE-X 1 = PHY able to perform half-duplex lO0BASE-X RO 
Half Duplex 0 = PHY not able to perform half-duplex lO0BASE-X 
1.12 10 Mb/s 1 = PHY able to operate at 10 Mb/s in full-duplex mode RO 
Full Duplex 0 = PHY not able to operate at 10 Mb/s in full-duplex 
mode 
1.11 10 Mb/s Half 1 = PHY able to operate at 10 Mb/s in half-duplex mode RO 
Duplex 0 = PHY not able to operate at 10 Mb/s in half-duplex 
mode 
1.10 100BASE-T2 1 = PHY able to perform full-duplex 100BASE-T2 RO 
Full Duplex 0 = PHY not able to perform full-duplex 100BASE-T2 
1.9 100BASE-T2 1 = PHY able to perform half-duplex 100BASE-T2 RO 
Half Duplex 0 = PHY not able to perform half-duplex 100BASE-T2 
1.8 Extended 1 = Extended status information in register 15 RO 
Status 0 = No extended status information in register 15 
1.8:7 Reserved ignore when read RO 
1.6 MF Preamble 1 = PHY will accept management frames with preamble RO 
Suppression suppressed. 
0 = PHY will not accept management frames with 
preamble suppressed. 
1.5 Auto- 1 = Auto-Negotiation process completed RO 
Negotiation 0 = Auto-Negotiation process not completed 
Complete 
1.4 Remote Fault 1 = remote fault condition detected RO/ 
0 = no remote fault condition detected LH 
1.3 Auto- 1 = PHY is able to perform Auto-Negotiation RO 
Negotiation 0 = PHY is not able to perform Auto-Negotiation 
Ability 
1.2 Link Status 1 = link is up RO/ 
0 = link is down LL 
1.1 Jabber Detect 1 = jabber condition detected RO/ 
0 = no jabber condition detected LH 
1.0 Extended 1 = extended register capabilities RO 
Capability 0 = basic register set capabilities only 
a. RO= Read Only, LL= Latching Low, LH = Latching High 
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Table 2.7 Extended Status register bit definition [6]. 
I 
Bit(s) Name Description R/Wa 
15.15 l000BASE-X 1 = PHY able to perform full-duplex l000BASE-X RO 
Full Duplex 0 = PHY not able to perform full-duplex 
lO00BASE-X 
15.14 lO00BASE-X 1 = PHY able to perform half-duplex lO00BASE-X RO 
Half Duplex 0 = PHY not able to perform half-duplex 
lO00BASE-X 
15.13 lO00BASE-T 1 = PHY able to perform full-duplex lOOOBASE-T RO 
Full Duplex b 0 = PHY not able to perform full-duplex 
lO00BASE-T 
15.12 l000BASE-T 1 = PHY able to perform half-duplex lOO0BASE-T RO 
Half Duplexb 0 = PHY not able to perform half-duplex 
l000BASE-T 
15.11:0 Reserved ignore when read RO 
a. RO = Read Only. 
b. b. Specifications for l000BASE-T operation are planned for future work. 
The Auto-Negotiation Advertisement register (register 4), contains the 
local PHY capabilities (these type of duplex, Pause bits, remote fault and 
· next page capabilities), during auto-negotiation procedure this information in 
· the advertisement register is to be sent to the link partner [6]. The received 
advertisement information from the link partner are saved in the Auto-
Negotiation Link Partner Ability register (register 5). • 
The Auto-Negotiation Expansion register (register 6) has controls for 
next page capabilities. The Auto-Negotiation Next Page Transmit register 
(register 7), contains the next page in an additional page transmission to the 
., -
link partner. The next page is used to enable the exchange of user or 
application specific data. The Auto-Negotiation Link Partner Received·Next 
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Page register ( register 8) is used to save the (next page) received from the 
link partner in a multi-page transmission during the auto-negotiation 
procedure. 
The management block can be integrated within the auto-negotiation 
block but it was built at the top level of the PCS. The management block was 
implemented using Verilog®HDL at the RTL level, the code is tested and 
· verified. The results for the testing are shown in chapter three. 
2.4. 7 PCS functionality 
• . I 
In this section the operation of the. PCS. is described. After power on, 
. . 
after reset, or up.on request from management the PCS auto-negotiation 
procedure is activated. When the auto-negotiation procedure is activated it 
controls the transmit block such that it would start sending the configuration 
signaling across the channel. The receive block automatically would 
recognize the configuration signaling when the link partner starts sending 
his configuration. The configuration received is send to the auto-negotiation. 
The process of auto-negotiation compares the received results with its 
ability and determines the connection setup according to a predefined priority 
resolution function. The configuration process goes through many stages 
until the auto-negotiation block determines that the connection has been 
established. The transmit function would be able to transmit data coming 
from top level after the connection is established, and by the same token the 
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transmit .block of the link partner would behave the same. There is no data 
transmission or reception until the connection is established. 
The synchronization block needs to be synchronized to the input before 
the auto-negotiation procedure is activated. 
When the transmit function is not transmitting data it would transmit 
idle signaling to keep the connection alive and ready, this idle signaling helps 
in keeping the two link partners synchronized. 
2.5 8b/10b Code 
This is a data encoding and decoding scheme patented by IBM®[15]. 
This code is used in fiber channel for its many qualities: 
• It is a balanced de voltage code, no de value for the code, number of 
O's sent equal number of l's. 
• The code has good transition density and run length limited, which 
enables clock recovery. 
• It has an error detection capability (disparity control), an added 
redundancy bits helps in error detection. 
• Frame delimiting with a special bit sequence 1s used for this 
purpose (comma). 
For the previous reasons this coding scheme is good for transmission 
over optical and copper media, so it was adopted for the lOOOBASE-X 
signaling. There are two types of code-groups in this code, data code-groups 
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and special · code-groups. Data code-groups ,result from encoding all the 
possible combinations of the eight-bit transmitted data as shown in Appendix 
A. Special code-groups are introduced by the PCS for signaling purposes. 
The Special code-groups are shown in table 2.7. 
For all the code-groups used in this code, disparity control is defined. to 
enhance error detection and maintain a de-balanced code. There are some 
rules to compute the running disparity at the end of transmitting or receiving 
a code [6]. 
Table 2. 7 Valid special code-groups. 
Code Current Current 
Group Octet Octet Bits RD- RD+ Notes 
Name Value HGFEDCBA abcdei fghj abcdei fghj 
K28.0 lC 000 11100 001111 0100 110000 1011 1 
K28.l 3C 00111100 0011111001 110000 0110 1,2 
K28.2 SC 010 11100 001111 0101 110000 1010 1 
K28.3 7C 01111100 0011110011 1100001100 1 
K28.4 9C 100 11100 001111 0010 110000 1101 1 
K28.5 BC 10111100 001111 1010 110000 0101 2 
K28.6 DC 110 11100 0011110110 110000 1001 1 . 
K28.7 FC 11111100 0011111000 110000 0111 1,2 
K23.7 F7 111 10111 1110101000 000101 0111 
K27.7 FB 11111011 110110 1000 001001 0111 
K29.7 FD 11111101 101110 1000 010001 0111 
K30.7 FE 11111110 011110 1000 100001 0111 
RD is the running disparity. 
NOTES 
1. Reserved. 
2. Contains a comma. 
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The comma is the special code-group K2~.5 table 2.7, it has the special 
I 
characteristic of having five consecutive ls or Os depending on the running 
disparity. In lOOOBASE-X this is the only allowed code-group that has the 
comma inside it. The comma is used in aligning the code-groups when the 
data is received serially 
AB mentioned in the transmit section the code-groups are combined 
into ·order-sets. The order-sets combinations .are shown in table 2.8, each 
order-set is composed of one to four code-groups. The confi.guration--order-set 
/C/ is used during the _auto-negotiation procedure to exchange the 
advertisement. ability registers. The idle II/ is used when the connection is 
Table 2.8 Defined ordered-sets. 
Code Ordered-Set Number of Encoding 
Code-Groups 
/Cl Conforu.ration Alternating /Cl/ and /C2/ 
/Cl/ Configuration 1 4 /K28.5/D21.5/Config Rega 
/C2/ Configuration 2 4 /K28.5/D2.2/Config Rega 
III IDLE Correcting /Il/, Preserving /I2/ 
/Ill IDLE 1 2 /K28.5/D5.6/ 
/I2/ IDLE2 2 /K28.5/Dl6.2/ 
Encapsulation 
/RI Carrier Extend 1 /K23.7/ 
ISi Start of Packet 1 /K27.7/ 
tr/ End of Packet 1 /K29.7/ 
NI Error Propagation 1 /K30.7/ 
a. Two data code-groups representing the Config Reg value 
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idle to keep the connection active. The comma is found in the /Cl and /1/ 
order-sets, to make sure of the code-group alignment during configuration 
and when the connection is idle. The special code-groups are used only for 
signaling between the PHY s at the connection ends, and they will not be 
transferred to the higher level layers. 
The block diagram for the 8b/10b encoder is shown in figure 2.12 [15]. 
The encoder and decoder were built using blocks from 5b/6b code and 3b/4b 
code to form the 8b/10b code. From figure 2.12, the signal Data/special code 
tells tlie circuit ifit is to generate data or special code-group. Both the 8b/10b 
encoder and 8b/10b decoder were implemented as a combinational · circuit, 
Data in<7:0> 
Data/sp 
code 
-
ecial 
Clock 
.. 
r 
... .. ... .. ... 
r .. 
r 
.. ... .. 
r .... ... .. -
5B 
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a a_out< : > Dt 90 
.. r--v 
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> .. ... - .. .. 
r 5B/6B r .. 
r encoding r .... switch .. ... -.. ... -.. .. - -
.. -r .. .. 3B/4B r ... encoding .. . 
r.. switch .. :;_:::;; -
.. ... 
Figure 2.12 Block diagram for 8b/10b encoder [15]. 
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with a single flip-flop to hold the disparity value for the next cycle. To 
accommodate for circuit delay it was assumed that there would be a clock 
cycle between setting the input lines and getting the coded/encoded result. 
The possible set of code-groups is shown in Appendix A. The special 
code-groups are shown in table 2. 7. 
The encoder and decoder were written ,in Verilog® HDL at the RTL 
level, and it was tested and verified for all the possible input combinations 
for both the 8b/10b encoder and decoder. The results are not shown but in 
chapter three we will show the code-groups in both the encoder and decoder. 
2.6 PhysicalMediumAttachment (PMA) 
This layer takes a ten-bit from the transmit block of the PCS as input 
and through a parallel to serial circuit it converts it into one-bit serial output 
on the transmit side, and it takes a single bit serial input on the receive side, 
and through serial to parallel it converts it into ten-bit that is delivered to· 
the PCS. Figure 2.13 shows a functional block;diagram for the PMA. 
This circuit contains analog parts to generate the required clocks for 
serialization and deserialization. The serialization clock is generated using a-
clock multiplier circuit. The clock for deserializtion is recovered from the 
received data through a clock recovery circuit. There are also other simple 
digital circuits. These include shift registers and comma detection. 
I 
(alignment) circuit. The clocks generation circuits are discussed next. 
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PMA Service Interface PMD service Interface 
I I 
I TBI I 
I I 
I Transm~ter I 
I tx_code-gro up<9:0> rr--r~-+--__:T_,:_'.T.:,_-__ _..,.I ..,_ ____ _..,--Iii! PISO 
PMA_UNITDATArequest 0 
...---P_M_A __ T_x ___ cL_K-+ ..... .iTXCMU 
E\J\/RAP 
-LCK_REF 
PMA_RX_CLK<0:1 > RXCRU 
rx_code-group<9:0> ,.,. ______ ...,_"" SIPO 
PMA_UNITDATAindioate 
COM_DET 
EN_CDET 
COMMA 
DETECTOR Receiver 
PISO Parallel In Serial Out 
TXCMU Transmit Clock Multiplier Unit 
RXCRU Receive Clock Recovery Unit 
SIPO Serial In Parallel Out 
PMD _SIGNAL indicate( sign al_ detect) 
PMD_UN ITDATA.request 
R ,R-
PMD _UN ITDATA.indioale 
Figure 2.13 Block diagram (or the PMA. 
(From IEEE Std. 802.3z,©1998 All rights reserved [6]) 
2.6.1 Clock Recovery Circuit 
The clock recovery circuit block diagram is shown in figure 2.14. This 
1s a typical phase lock loop (PLL) circuit. In this circuit the Voltage 
Controlled Oscillator (VCO), Phase Detector 1 (PD) and Comparator were 
implemented using SpectreHDL® language, other parts were implemented 
using Verilog®HDL. The simulation was done .using correct 8b/10b random 
1_"'--191 
data Edge Detector Phase Detector 
(PD) 
45 
Comparator 
,___ ___ Recovered 
Clock 
Voltage 
Controlled 
Oscillator 
Figure 2.14 Block diagram for clock recovery circuit. 
data input, the results are shown in chapter three with the PMA simulation. 
2.6.2 Clock Multiplier 
Similar to clock recovery circuit, this also was implemented using a 
PLL circuit. Figure 2.15 shows block diagram for the clock multiplier. The 
VCO, PD, and Comparator were implemented using SpectreHDL®. Other 
parts were implemented using Verilog®HDL. The circuit was simulated and 
verified. The results are shown next chapter. 
2. 7 Chapter Conclusion 
In this chapter the l000BASE-X PHY was introduced and its 
functionality was described. The coding languages for the digital and analog 
parts were highlighted. Most of the information mentioned in this chapter is 
Input 
Clock 
Phase 
Detector 
(PD) 
Divide by 10 
46 
Comparator 
.__ ___ Multiplied 
Clock 
Voltage 
Controlled 
Oscillator 
Figure 2.15 Block diagram for clock multiplier circuit. 
derived, written or implied in the IEEE standard 802.3z for the l000BASE-X. 
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3. l000BASE-X LAYER SIMULATIONS AND 
RESULTS 
3.1 Introduction 
In this chapter, results from the testing for the PCS and PMA 
sublayers are presented and discussed. A description of the main internal 
signals is also given. The digital parts were written in Verilog®HDL, and 
the analog parts in spectreHDL®. The mixed-signal simulation was done 
using SpectreVerilog® simulator, where digital parts are simulated using 
Verilog-XL® and the analog parts using spectreHDL®. The interface 
elements (IE) between analog and digital were defined to be transistor-to-
transistor logic (TTL) voltage levels. 
As a convention in this chapter the signal names are shown in italics, 
their values are shown between quotations 
3.2 PCS Simulations and Results 
The hierarchy of the PCS is shown in figure 3.1. All the modules of the 
PCS are digital. They were built in Verilog®HDL. Higher order nodes were 
built schematically. The schematic for the PCS is shown in figure 3.2. The 
blocks shown in both figures 3.1 and 3.2, which are not in the functional 
block of figure 2.2 are added to the block diagram as follows. 
The 8b/10b decoder and encoder were implicitly mentioned as part of 
the transmit and the receive functions in the block diagram of the PCS. The 
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PCS 
I I I I 
Auto Carrier Receive Synchronization Management 
Negotiation Sense 
I I I 
8B/10B Reset Transmit Isolate 8B/10B 
Decoder Encoder 
I I 
Transmit Transmit 
Order Set Code-Group 
Figure 3.1 Hierarchy of the top level PCS. 
management is implied by the interface signals MDIO and MDC. The isolate 
block is implemented at the top level to accorµplish the isolate function as 
defined in the management control register [6]. The reset module is 
implemented to combine different reset signals at the top level. 
Table 3.1 shows the equivalency between the names in schematic and 
hierarchical figures 3.1 and 3.2. Note that the schematic names are shown 
on the top right corner of each module in figure 3.2. In the next sections, the 
I 
simulation results for the main functional and the top-level blocks are shown. 
The internal signals are numerous, so in the simulation results shown, 
' only the main internal, input and output signals of each block are displayed. 
The results shown are for the RTL code not the ~ynthesized netlist. 
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3.2.1 Transmit 
As mentioned in chapter two, the transmit module is represented by 
two sub modules, the order-set generator and the code-group generator. Both 
sub modules are functionally defined by a finite state machine (FSM) [6]. 
Samples of the simulations are shown in figure 3.3. Only a set of signals is 
shown to demonstrate functionality of the modules. 
The simulation shown in figure 3.3 is the start of the transmission of a 
packet. Signals, TX_EN and TX_ER synchronized by GTX_CLK are inputs 
from the GMII to define the packet start, end, and extension .. _. etc, as 
defined in table 2.1. For the first cycle when TX_EN is set to "one", TX_ER 
set to "zero", and the TXD data lines from the MAC layer have the preamble 
"55", the order-set generator will assign the tx_o_set to "S_order_set". The 
Table 3.1 Names equivalence in schematic and 
hierarchy figures. 
Hierarchical Name Schematic Name 
Auto Negotiation Auto_Negotiation 
Transmit TX 
Receive RX 
8B/1 OB encoder ENCODER 
8B/1 OB decoder DECODER 
Synchronization SYNC 
Carrier Sense CARRIER SENSE 
Reset RESET 
Management MANAGEMENT 
Isolate ISOLATE 
COL 
TX.Col_test 
TX.Loopback 
TX. TX_CllNFIC 
1nr_main_reset 
transi,itting 
tx_code_group 
tx_even 
xrnit 
G'IX_CLK 
code_group.fsn 
code_group. tx_disparity 
TX_EN 
TX_ER 
code_group. TXU 
txoset_indicate 
order_set.fsi, 
tx_o_set 
en_TXD 
encoder_tx_code_group 
K 
encoder_tx_disparity_nx 
TX. code_group. tx_even 
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Figure 3.3 Simulation results from transmit module testing. 
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tx_o_set is an input to the code-group generator. The code-group generator 
will put the correct values of en_TXD and K to the encoder. After one cycle 
delay the result from the encoder will be assigned to the to the output of the 
transmit module to the link partner. 
At the second cycle the TX_EN is set to one, the order-set generator 
assign tx_o_set to "D_order_set" to indicate the data of the packet. The code-• 
group generator· will assign the en_TXD to the input TXD as long as the 
tx_o_set value is "D_order_set" until the end of packet is received. 
At the end of packet (it is not shown in the simulation sample), the 
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time the TX_EN value is "zero". The order-set generator will assign tx_o_set 
' 
to "T_order_set" for one cycle and to "R_code_group" for one or two cycles 
depending on the tx_even value. Then the order-set generator will assign the 
tx_o_set to "I_oreder_set" to indicate idle. The transmission of the K28.5 
(comma) at the beginning of the /I/ order-set, should always be done on the 
even code-group. If at the end of packet the 'last "D_code_goup" is odd an 
extra "R_code_group" is generated. The next comma should be generated at . 
the even code-group, the end of packet simulation is shown in the receive 
process. 
Both the order-set and the code-group generators have the variable fsm 
that represents the name of the state inside the FSM; Appendix B shows the 
state diagram for all the modules. The detaHed description for the signals 
shown is provided at the end of this section. 
3.2.2 Receive 
Simulation results for the receive modules are shown in figure 3.4. 
This sample represents an extended packet with an error received during the 
extension. The extended packet shows the end of packet reception, and an 
extension is issued on the inputs then the start of a new packet. The input 
ten-bit code-groups are decoded into eight-bit code-groups using the decoder .. 
The type of each code-group is determined to ease the decision making during 
reception, this is done using the Kand the PMA_RXD _decoded. 
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Rl<.RXD a7 e7 b9 49 db Of 1f Of 
Rl<_DV 
Rl<_ER 
SYN_STATUS 
error_rxcode 
fsm Rl<....IJATA 'IllR....and,_EXTEND EXTEND_EHR 'IllR....and_EXTEND 
power_on 
rx_disparity 
rx_even 
Rx_clk 
xrnit 
data_type data,_code_group R_code_group v_code_group R_code_group 
PMILIDm_decoded e7 b9 49 db fd fl fe fl :Eb 
Figure 3.4 Simulation results from receive module testing. 
At the end of a data packet, similar to what happen at the transmit 
side. End of packet is received by receiving data_type of "T_code_group" 
followed by one or more "R_code_group". During the extension the data_type 
continue to be "R_code_group". Due to an error occurred for testing purpose 
during the extension the data_type is assigned to ''V _code_group". When the 
packet resumes the data_type is back to "data_code_group". 
The output signals RXD, RX_DV, RX_ER, and RX_CLK go up across 
the GMII interface into the MAC layer. The fsm variable represents the 
· state in the FSM for the receive block [6]. The detailed description for the 
signals shown is provided at the end of this section. 
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3.2.3 Auto-negotiation 
The simulation and the results for this module are shown in figure 3.5. 
The main variable in this module is xmit, which tells the other modules the 
state of the auto-negotiation process. 
The rx_config_reg and the tx_config register represents the values the 
configuration registers received and transmitted, respectively. The 
configuration register contains the basic capabilities of the PHY. The signal 
link_timer _done. indicates that · the link_timer . is done, the link_timer times 
the length of time the auto-negotiation block stays in a certain state in the 
FSM of the auto-negotiation. Here the link_timer was set to a small number 
to decrease the simulation time. The RUDI is a signal from the receive 
module to specify the type of the code-group received. The Link_status from 
the· synchronization module indicates data received is synchronized or not. 
The detailed description for the signals is provided at the end of this section. 
power_on 1------------------------------
Link_status l=========;;::::=======:::::::;::======::::::;:====== 
fsm 
elk 
1:ink...t:iiner_done 
!;;";:;;:;;::;;:;;~;;';;";:;-~-;::;;:;;;;-;:;-;:;-;;-;;-;;-:~;;;::;;:;-~~:';;";;";;-;;--;;-;:;;:;;:;;~;;-;;-;:;-;;-;;-;;~~~;;-;:;;:;-;;-;;-:;-;;-;:;;;;-;:;-;:;-;;=.~;;-;:;;:;-;:;;:;;: 
l========----===================:;:::== ml ,__ ____________ CONF_I_Gl&:r _ Illf ____________ _ 
Figure 3.5 Simulation results for auto-negotiation module. 
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3.2.4 Synchronization 
A sample for this module simulation is shown in figure 3.6. The most 
important signal is sync_status, which indicates if the synchronization has 
been acquired. The signal signal_detect comes from the PMA to indicate if a 
signal is received. The signal rx_euen indicates if the received signal is odd or. 
even. The detailed description for the signals shown is provided at the end of 
this section. 
3.2.5 Top PCS simulation 
In. this section two simulation graphs are shown to illustrate a sample 
of the top-level simulation of the PCS. 
· . The interface signals between the PCS. and both the GMII and the 
PMA are.shown in figure 3.7. The setup for this simulation is as follows, the 
tx_code_group signal, output of the transmitter that is usually connected into 
power_=I:-=-==-=-==-=-==--=--===--=-===--=-===--=-==---=:----==---=:--; 
CLKl2SMIZ 
:fsm 
:rx_even 
rignlll....detect 
error_code 
11==----==--==----==--==----==.---==.--:=--==---===...-=:;......;=--==---.;=,,......==..--=-==-= 
spnc_status1-------------------------' 
Figure 3.6 Simulatation results for synchronization module. 
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top.~r_loopback 1-------------------------------
Figure 3. 7 Simulations results for top level PCS. 
the PMA, is connected to the rx_code__group signal that is input to the 
receiver. A loop back was constructed. This connection is different from the 
loopback mode defined for the physical layer since that is done with signals 
inside the PMA, and it is defined for the PHY as a whole. As can be seen 
there is a synchronous signal delay between the inputs and the outputs to the 
GMII, this is due to the delays along the transmission and reception paths. 
Comparing pairs of signals, TXD with RXD, TX_EN with RX_DV, and 
TX_ER with RX_ER show the delay. The same configuration was simulated 
with a half cycle delay between output from the transmit and input for the 
receive to make sure that the circuit would work when RX_CLK and TX_CLK 
are not synchronized. 
As Part of the testing for the top level, packets from the transmit were 
transmitted and received by the receiver, under different conditions. Of the 
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conditions tested, even and odd size for the data packet, random data was 
transmitted, and packets with data errors, and'packets with extension. 
More simulation results are shown in figure 3.8. This simulation was 
done for the management frame transfer, where as shown in figure 3.8 the 
read register frame is issued. Note that for . the signal MDIO, when it is 
driven neither by the PCS nor by the management entity, it is assigned to 
the high impedance state "high z". The signallevel in figure 3.8 is shown in 
the middle between the logic high and logic low, since there is no color in the 
printout. The high impedance value is only correct for the simulation 
environment; the actual physical voltage level is not determined as a value. 
The detailed description for the signals shown is provided at the end of this 
section. 
3.2.6 Definition for signals used in PCS 
The signals used in the previous figures in section 3.1 are defined here. 
Notice that the variables are presented here with the same upper or lower 
me 
J,11)10 
!-----------==-----r---:==;;:=,-~=,.-;;:=;;==r=;=:::;:::::;~:;::::,::~~:;::::,::=:---;:~,=:;==r=;:::,::::::;=;...-y---
packe t _ cn tr 
I==============;::::!::::::::::::::::~==~:::::::!==:::::::::~==::::::::::::::::::=:::==::::::::::::::!::::::::::::='::::::::::;::== 
11P ~=============::::;::::;::::::::;:===============~= 
PHY/ID ~==================================== 
REG/ID 00 
Figure 3.8 Simulation results for management top level. 
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case as they are used in the figures. 
The input and output signals for the PCS were defined in chapter two, 
section 2.3, those signals at the GMII interface are TXD, TX_EN, TX_ER, 
GTX_CLK, RX_DV, RX_ER, RXD, RX_CLK, COL and CRS. Those signals 
definitions will not be repeated here. 
The other signals are defined here alphabetically as follows: 
• cgbad: this signal in the synchronization process, it indicates if the 
received comma is correctly aligned. with respect to the order-set 
received. Values: "true" the signal is not aligned, "false" the signal 
is aligned. 
• cggood: the inverse of cgbad. 
• CLK125MHZ: clock signal received fr:om the PMA, it is used in the 
receive and the synchronization processes. 
• data ty_pe: a variable that indicates .the type code-group decoded, 
used in the receive decoding process. Values: "data_code_group" 
the code-group is data, "DOO_code_group" the code-group is "D0.0", 
"D22_code_group" the code-group is "D2.2", "D56_code_group" the 
code-group is "D5.6", "D162_code_group" the code-group is "D16.2", 
"K285_code_group" the code-group 1s "K28.5" (comma), 
"R_code_group" the code-group is "K23.7", "S_code_group" the code-
group is "K27.7", "T_code_group" the code-group is "K29.7", and 
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''V_code_group" the code-group is "K30.7". 
• error code: a Boolean variable to indicate an error in decoding the 
received code-group. Values: "true" the received code-group is not 
correct, "false" the received code-group is correct. 
• fsm: this signal in all the modules to describe the FSM variable in 
that module, see appendix B for the state diagram for the different 
modules. 
• K: a Boolean variable to indicate that the code-group is a special 
code-group or data code-group. V~ues: "true" the current code-
group is special code-group, "false" the current code-group is a data 
code-group. 
• Link status: same as SYN_STATUS., 
• link timer done: a Boolean flag that indicates when the timer 
link_timer has been done. Values: "true" the link_timer is done, 
"false" the link_timer is not done. 
• mr an complete: a Boolean that indicate when the auto-negotiation 
procedure is complete. Values: "true" the auto-negotiation 
procedure is complete, "false" the auto-negotiation is not complete. 
• mr loopback: A Boolean that indicates the enabling and the 
disabling of the data being looped back through the PHY. Values: 
"true" loopback through the PHY is enabled, "false" Loopback 
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through the PHY is disabled .. 
• mr main reset: Controls the resetting of the PCS via Control 
Register bit 0.15. Values: "true" Reset the PCS, "false" Do not reset 
the PCS. 
• np rx : a Boolean to indicate when the next page is received. 
Values "true" next page is received, "false" next page is not 
received. 
• phy address<4:0>: five-bit top-level ~PCS input that indicate the 
address of the PHY in a multiple PHY system. 
• PMA RXD decoded<3:0>: an eight-bit data line indicates the data 
decoded from the ten-bit data received from the PMA. 
• Power on: Condition that is true uptil such time as the power 
supply for the device that contains the PCS has reached the 
operating region. The condition is also true when the device has 
low power mode set via Control register bit 0.11. Values: "true" the 
i 
device has not been completely powered, "false" the device is 
completely powered. 
• receiving: A Boolean set by the PC~ Receive process to indicate 
carrier activity. Used by the Carrier Sense process, and also 
interpreted by the PCS transmit process for indicating a collision. 
Values: "true" Carrier being received, "false" Carrier is not being 
61 
received. 
• repeater mode: A Boolean used to make the assertion of Carrier 
Sense occur only in response to receive activity when the PCS is 
used in a CSMA/CD repeater. Thi~ variable is set to true in a 
repeater application, and set to false in all other applications. 
Values: "true" allows the assertion of CRS in response to receive 
activity only, "false" Allows the assertion of CRS in response to · 
either transmit or receive activity. 
• RUDI<l:0>: a variable set by the receive process to indicate a 
classification of the order-sets received. Values: "/Cf' configuration 
order-set received, "!If' idle order-set received, "invalid" neither 
configuration nor idle is received. 
• rx code-group<9:0>: A ten-bit vector represented by the most 
recently received code-group from the PMA. When code-group 
alignment has been achieved, this vector contains precisely one 
code-group. 
• rx Config Reges<D15:D0>: A 16-bit array that contains the 
configuration data bits received. Conveyed by the PCS Receive 
process to the PCS Auto-Negotiation process. The format of the 
data bits is context dependent, relative to the state of the Auto-
Negotiation function. 
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• rx disparity: a Boolean variable that indicate the disparity for the 
receiver, it is used for error detection. Values: "true" positive 
received disparity, "false" negative received disparity. 
• rx even: a Boolean variable used to align the received code-groups 
with respect to the comma received. Values: "true" the received 
code-group is aligned even, "false" the received code-group is . 
aligned odd. 
• · sync status: same as SYN_STATUS. · 
• SYN STATUS: a Boolean variable that indicate the state of the 
synchronization process. Values: "true" the synchronization has 
been locked, "false" the synchronization is lost. 
• signal detect: input from the PMD to indicate there was a signal 
detected on the receive side. Values: "true" a signal was detected, 
"false" no signal was detected. 
• transmitting: A Boolean set by the PCS transmit process to 
indicate carrier activity. Used by the carrier Sense process and also 
interpreted by the PCS transmit process for indicating a collision. 
Values: "true" carrier being transmitted, "false" Carrier not being 
transmitted. 
• tx code group<9:0>: a ten-bit signal from the transmit of the PCS 
down to the PMA, it is the encoded data groups generated by the 
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code-group generator. 
• tx Congfig Reges<.D15:D0>: the register used to transfer 
information about the capabilities of the PHY to the link partner. 
• tx disparity: a Boolean variable that determine the disparity of the 
transmit process, the disparity value is used as an error detection 
scheme during transmission. Values: "true" positive running 
disparity, "false" negative running disparity. 
• tx disparity nx: same definition as tx_disparity but holds the value 
of the tx_disparity from the current to the next clock cycle. 
· • tx even: a Boolean variable indicates the order of the transmitted 
code-groups with respect to the comma sent. Values: "true", the 
code-group being sent is an even code-group, "false" the code-group 
being sent is an odd order. 
• txoset indicate: a Boolean variable to indicate to the order-set 
generator that the code-group generator has finished sending the 
previous order-set, since some of the order-sets has up to four code-
groups. Values: "true" the order-set has been transmitted, "false" 
the order-set is not transmitted yet. 
• xmit: a variable controlled by the auto-negotiation process to 
indicate the state of the connection, Values: "configuration" to 
indicate the auto-negotiation is in configuration state, "idle" to 
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indicate auto-negotiation is in idle; "data" to indicate the auto-
negotiation is either done or not enabled. 
8.3 PMA Simulation and Results 
The PMA has two kinds of modules analog and digital. The analog 
modules are the clock_recovery and the clock_multiplier. All the other 
modules are digital. The schematic diagram for the PMA is shown in figure 
3.9. Simulations from the analog modules are shown next. The top-level 
simulation from the PMA is also shown. The, description for the signals is 
provided at the end of this section. The PMA has a much smaller number of 
signals compared with the PCS. 
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Figure 3.9 Schematic circuit diagram for the top level PMA. 
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As mentioned before the simulation in the PMA was done in mixed-
signal environment, we have two kinds of mo_dules in the PMA analog and 
digital. Through the interface elements (IE), the interface between the 
digital and analog modules is achieved. In the following simulations the 
analog parts were tested only for functional correctness, the models did not 
contain any analog delays, only the delays in the IE. 
The analog modules were modeled usingideal equations and formulas. 
No parasitic or sources of error were considered. 
3.3.1 Clock recovery 
The schematic for the clock recovery was shown in chapter two figure 
2.14 and repeated here in figure 3.10. The simulation results are shown in 
figure 3.11. The worst-case input is assumed; it contains the comma (K28.5), 
Edge Detector Phase 
Detector 
(PD) 
Comparator 
,__ ___ Recovered 
Clock 
Voltage 
Controlled 
Oscillator 
Figure 3.10 Clock cecovery schematic circuit. 
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Figure 3.11 Simulation results for the clock recovery module. 
which has the largest number of consecutive ones or zeros. The encoded 
comma with positive disparity is "110000 0101", and for the negative 
disparity it is "001111 1010". The comma has five consecutive same binary 
values. The signal names represent the signals on the schematic figure 3.11.. 
In the simulation results shown the serial one-bit data is applied at 
the input. Using the delay and an exclusive-OR gate, the edges of the input 
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signal are generated Edge dtctr (/net26) in figure 3.11. The signal is applied 
to the PLL to recover the clock. The voltage-controlled oscillator (VCO) was 
set to center frequency of 1.2GHz, compared to data frequency of 1.25MHz 
with a gain of 40MHzN olt. During the time the consecutive ones are 
received the error is maximum. Signals at different points in the PLL are 
shown on figure 3.10. The signal at the output of Phase detector PD output 
(/net19). The signal at the input of the VCO "VCO in" (/net25). The signal at 
the output of the VCO "VCO out" (/net34) 
The recovered clock elk out (/clkr) is shown also on figure 3.10. The 
markers A and B on the graph show the period of the recovered clock as 
(8.073ns), where the worst error value was (0.llns). 
3.3.2 Clock multiplier 
The schematic for the clock multiplier is shown in chapter two figure 
2.15 repeated here in figure 3.12. The simulation results shown in figure 
3.13. Note that the input to this circuit is GTX_CLK clock from the PCS. 
The presence of a clock signal makes it easier than the clock recovery to be 
built. The input clock is applied to PD and with the clock generated divided 
by ten, the result PD output (/net19) is shown on figure 3.13. The input of 
the VCO, VCO in (/net25). 
The output of the VCO "VCO out" (/net34) is the same as · the clock · 
recovery. Names of the signals are the names of the schematic figure 3.12. 
Input 
Clock 
Phase 
Detector 
(PD) 
Divide by 10 
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Comparator 
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Clock 
Voltage 
Controlled 
Oscillator 
Figure 3.12 Block diagram for clock multiplier. 
The markers A and B and their horizontal (x-values) under the graph, 
show the period at the output of the divide_by_JO block, the period is 
(7.99ns). Between the markers on the resulted clock out elk there is 10 clock 
periods of (0.8ns). The error in the out elk is larger than that for the Divide 
· 10 clock, since the latter was used in the feedback loop. 
3.3.3 Top level PMA 
The schematic for the PMA is shown in figure 3.9. The schematic here 
is equivalent to the block diagram shown in figure 2.13 in chapter 2. The 
parallel-to-serial is for the transmission to the· serial output, and the serial-
to-parallel is for the reception from serial input. The functions for the clock 
recovery and clock multiplier were discussed in sections 2.5.1 and 2.5.2. The 
comma detect is to detect the comma serial bit sequence in the input, comma 
was mentioned in chapter two section 2.5. The divide-by-ten and the divide-
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Figure 3.13 Simulation results for the clock multiplier module. 
by-two are to get frequencies of 125MHz and 62.5MHz with twice the phase, 
respectively. 
Similar to the simulation done for the PCS here we used a loopback 
setup for testing. Simulation results are shown in figure 3.12. Comparing 
rx_code_group (/r<9:0> in the figure 3.14) with tx_code_goup (/t<9:0> in figure 
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Figure 3.14 Simulation for the top level PMA. 
3.14). After one clock delay, the lr<9:0> is equal to lt<9:0> as expected. The 
input contains the comma so the comma detect signal (/ comdet) would go 
high for the cycle the comma is received. The markers A and B are across the 
62.5MHz elk (/rclk), the value 1s (16ns). The 125MHz elk (/net44) shows two 
cycles between the markers. The 1.25GHz clocks 1.25GHz tx (/net46) and 
1.25GHz rx (/net52) show 20 cycles between the markers. The serial data is 
transferred from the tx (/net54) to the rx (/net9), signals are the same. 
3.3.4 Definition for signals used in Pl,V[A 
The signals used in the previous figures in section 3.3 are defined here. 
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Notice that the variables are presented here with the same upper or lower 
case as they are used in the PMA block diagram. 
• signal detect: A Boolean variable set by the PMD continuously to 
indicate the status of the incoming_ link signal. Values: "fail"; a 
signal is not present on the link. "OK''; a signal is present on the 
link. 
• tx code-group<9:0>: A ten-bit variable representing one code-
group, which has been prepared for transmission by the PCS 
transmit process. 
• PMA TX CLK: · The 125 MHz transmit code-group clock. This 
code-group clock is used to latch data into the PMA for 
transmission. The transmitter clock multiplier unit to generate the 
I 
1,250 MHz bit rate clock also uses PMA_TX_CLK. 
• EWRAP: enables the PMA to electrically loop transmit data to the 
receiver. The serial outputs on the transmitter are held in a static 
state during EWRAP operation. Equivalent to the loopback 
variable. 
• rx code-group<9:0>: Presents the ten-bit parallel receive code-group 
data to the PCS. When code-groups are properly aligned, any 
received code-group containing a comma 1s clocked by 
PMA_RX_CLK<l:0>. 
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• PMA RX CLK<0>: The 62.5 MHz receive clock that the protocol 
device uses to latch odd-numbered code-groups in the received PHY 
bit stream.· This clock may be stretched during code-group 
alignment, and is not shortened. 
• PMA RX CLK<l>: · The 62.5 MHz r~ceive clock that the protocol 
device uses to latch even-numbered code-groups in the received 
PHY bit stream. PMA_RX_CLK<l> is 180° out-of-phase with 
PMA_RX_CLK<0>. 
• COM DET: An indication that the code-group associated with the 
currentPMA_RX_CLK<l> contains a.valid comma 
• LCK REF: Causes the TBI clock recovery unit to lock to 
PMA_TX_CLK. 
• EN CDET: Enables the PMA to perform the code-group alignment 
function on a comma. When EN _CD!£T is asserted the code-group 
alignment function is operational. The PMA client optionally 
generates this signal. The PMA sublayer may leave this function 
always enabled. 
8.4 Chapter Conclusion 
In this chapter results for the PHY simulations were presented, and a. 
description of the internal signals was also provided. The simulations were 
; 
verified by configuring the PHY in the loopback mode, where it can 
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communicate with itself as if it is communicating with a link partner. 
During code simulation a delay estimate was assumed to help in giving 
more practical results. A delay of "0.5ns" was added to every combinational 
code assignment and a delay of"lns" for each register (flip-flop) assignment. 
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4. PCS SYNTHESIS 
4.1 Introduction 
In the previous chapter we showed the simulations for the PCS. In 
this chapter the PCS synthesis will be discussed. 
Synthesis is done using the Synopsys®. Design Compiler® tool. The 
synthesis goal is to generate a standard cell netlist that fulfils the design and 
the cell library constraints. A standard cell is a pre-made cell (layout is 
ready), in such a way that the inputs, outputs and power lines are configured 
in order to enable the tailoring of a large number of the standard cells into a 
design. The standard cells are defined through a technology library that is 
related to a specific technology. The technology library contains all the 
I 
characteristics about all the cells defined, this includes the logical function, 
timing delays between all the inputs and all the outputs, the loading effect~ 
the driving power, ... etc. A commercial 0.35µ technology library was used in 
the synthesis. 
In addition to the technology library and the constraints, the synthesis 
tool requires the definition of the clocks. 
The input and the output variables constraints are defined, these 
include timing, delay, and loading. The reports generated by the synthesis 
tool are also presented. 
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4.2 Input and Output Signals Characteristics 
I 
We have inputs and outputs to the PCS at the top layer of the GMII 
shown and at the lower layer of the PMA. See figure 2.4 for the GMII 
interface signals, and figure 2.13 for the PMA interface signals. In the 
synthesis process the characteristics of the inputs, outputs, and the clocks 
should be determined. Following is the discussion about the characteristics 
of those signals. 
4.2.1 GMII interface inputs and outputs 
The set of timing values needed for synthesis of inputs, outputs, and 
clocks signals at the GMII interface to the PCS are shown in table 4;1 [6]. 
The table specifies the AC characteristics for the GMII interface signals. It 
gives the Min and Max values where applicable. Note that some of these 
signals are input and others are output across the GMII interface. 
For the clocks GTX_CLK and RX_CLK we have the following 
parameters. Acceptable period (tPERron), the acceptable value for the period the 
clock, there is maximum and minimum values for GTX_CLK and minimum 
for RX_CLK. Time low (tL0w) and time high (tHmH), the time the clock stays 
low or high respectively, as part of the period, for both clocks we· have a 
minimum. Rise time (tR) and fall time (tF); the signal transition time needed 
to go from low to high and from high to low, respectively, there is a maximum 
for both clocks. Definitions are shown graphically in figures 4.1 and 4.2. 
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Table 4.1 AC specifications. 
(From IEEE Std. 802.3z-1998,©1998 All rights reserved [6]) 
Symbol Parameter Conditions Min Max Units 
VIL AC Innut Low Voltae:e AC - - 0.70 V 
VIH AC Innut Hie:h Voltae:e AC - 1.90 - V 
f FREQGTX_CLK Frequency - 125- 125 + MHz 
1000nm 1000nm 
L ___ GTX CLK Period - 7.50 8.50 ns 
L ___ RX CLK Period - 7.50 - ns 
tHIGHGTX_CLK, Time High - 2.50 - ns 
RX CLK 
t LOW GTX_ CLK, Time Low - 2.50 - ns 
RX CLK 
tRGTX_CLK, Rise Time V IL_AC(max) to V IH_AC(min) - 1.00 ns 
RX CLK 
t,GTX_CLK, Fall Time V IH_AC(min) to V IL_AC(max) - 1.00 ns 
RX CLK 
- Magnitude ofGTX_CLK, V IL..AC(max) to V IH_AC(min) 0.6 - V/ns 
RX_CLK Slew Rate 
(risine:)· 
- Magnitude of GTX_CLK V IH..AC(min) to V IL....AC(max) 0.6 - V/ns 
RX_CLK Slew Rate 
(falline:)• 
t SETUP TXD, TX_EN, TX_ER - 2.50 - ns 
Setup to •GTX_CLK and 
RXD, RX_DV, RX_ER 
Setun to • RX CLK 
t HOLD TXD, TX_EN, TX_ER - 0.50 - ns 
Hold from •GTX_CLK 
and RXD, RX_DV RX_ER 
Hold from • RX CLK 
t SETUP(RCVR) RX_ER Setup to - 2.00 - ns 
•RX CLK 
t HOLD (RCVR) TXD, TX_EN, TX_ER - 0.00 - ns 
Hold from •GTX_CLK 
and RXD, RX_DV, RX_ER 
Hold from • RX CLK 
a. Clock Skew rate is the instantaneous rate of change of the clock potential with respect to time (dV/dt), not an 
average value over the entire rise or fall time interval. Conformance with this specification guarantees that the 
clock sienals will rise and fall monotonicallv throue:h the switching region. 
For the input and output signals the values for the setup time (tsETUP), 
the time the signal should be ready before the edge of the clock, there is a 
minimum for all the signals. The hold time (tHoLn), the time the signal should 
hold its value after the clock edge, there is a minimum value for. all the 
' , 
• l 
..... tmGH ..... ~kow ..... ..... ..... 
.... ... tPERIOD 
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Figure 4.1 GTX_CLK and RX_CLK timing parameters at receiver input. 
(From IEEE Std. 802.3z-1998,©1998 All rights reserved [6]). 
4.00V 
Vrn_AC(min) 
V IL_AC(max) 
ov 
-0.60 V 
Note: As measured at inpur measurement point 
Figure 4.2 GMII receiver input rise and fall time definitions. 
(From IEEE Std. 802.3z-1998,©1998 All rights reserved [6]) 
signals. The minimum values are given in table 4.1. The definitions of tHoLD 
and tsETUP are shown graphically in figure 4.3. Note in figure 4.3 that the 
clock is either of GTX_ CLK or RX_ CLK. 
Another sets of values of the inputs and outputs are needed for the 
synthesis tool, those are listed next. The maximum delay time with respect 
to the clocks tDELAY' defined to be lns. The maximum driving capabilities for 
the inputs and the outputs, max drive is set to 1, this indicates the output 
GTX_CLK or RX_CLK 
TXD<7:0>, TX_EN, TX_ER, or 
RXD<7:0>, RX_DV, RX_ER 
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Figure 4.3 GMII signal timing a~ receiver input. 
(From IEEE Std. 802.3z-1998,©1998 All rights reserved [6]) 
resistance in KQ of the driving cell. The maximum capacitive load at the 
outputs, defined to be 5pF. 
4.2.2 PMA interface inputs and· outputs 
Similar to the definitions for the GMII signals, the requirements for the 
PMA signals are shown in tables 4.2 and 4.3. The definitions for hold time, 
setup time, rise time, fall time are similar to definitions in the previous 
section about the GMII signals. 
4.2.3 Management interface inputs and outputs 
The management signals are the MDIO inout and the MDC clock. The 
setup and hold requirement for the MDIO are both l0ns [14]. The minimum 
period for the MDC clock is 400ns with minimum tww and tHIGH times of 160ns 
[14]. The uncertainty in the high and low times results in more effort needed 
to perform the synthesis for worst-case clock. 
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Table 4.2 DC specifications for the PMA interface signals. 
(From IEEE Std. 802.3z-1998,©1998 All rights reserved [61). 
Symbol Parameter Conditions Min Type Max 
VOH Output High Voltage I OH =-400u.A Vee 2.2 3.0 Vee 
=Min 
VOL Output Low Voltage IOL=lmA Vee GND 0.25 0.6 
=Min 
VIH Input High Voltage 2.0 - Vee• 
+10% 
VIL Input Low Voltage GND - 0.8 
IIH Input High Current Vee=Max VIN - - 40 
=2.4V 
IIL Input Low Current Vee=Max VIN· - - 600 
=0.4V 
CIN Input Capacitance - - 4.0 
tR Clock Rise Time 0.8Vto2.0V 0.7 - 2.4 
tF Clock Fall Time 2.0Vto0.8V 0.7 - 2.4 
tR Data Rise Time 0.8Vto2.0V 0.7 - -
tF Data Fall Time 2.0Vto0.8V 0.7 - -
a. Refers to the driving device power supply. 
4.2.4 Other interface inputs and outputs 
Units 
V 
V 
V 
V 
•A 
•A 
pf 
ns 
ns 
ns 
ns 
The other input and output signals are not synchronized with a clock, 
some of those signals are constant such as the phy _address and some of them 
change without being related to the clocks, such as the power _on signal. If a 
change occurs on any of those signals, the change would not be synchronized 
and the effect is also not synchronized. So the nets connected to this input 
are not optimized during synthesis, since it is, not known when the change 
arrives any way. Also those signals are changin~ across multiple clock cycles. 
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4.8 Synthesis Reports 
The synthesis was done using constraints for inputs and outputs as 
defined in the previous section. In the definition of multi-clock system for 
synthesis, the relation between the clocks should be stated, but since the 
system is partially divided between transmit and receive sides each with its 
clock domain. The interaction between signals from one clock domain to the 
other does not need to be synchronous. The clocks were defined to be ·one 
clock to make it easier for the synthesis process. For example the GTX_CLK 
and the RX_CLK are related by the auto-negotiation process, . where the 
receive process sends the received configuration register to the auto-
negotiation which works in the GTX_CLK domain, and for that an extra or 
less one cycle will not be different. -In reality the clock delay relation is 
random,local clock generates GTX_CLKwhile input data generates RX_CLK. 
The technology library used for the synthesis is a 0.35µ CMOS library. 
The design was synthesized as one u~t, which means all the modules were 
ungrouped into one module. According to Synopsys® [16] it is recommended 
if the design is less than 5000 gates. In addition, the ungrouping was done 
with the flatten option, which will continue the ungrouping process across 
the hierarchy until the gate level is reached. This procedure will take more 
time b:nt it will provide better synthesis results. 
Area is an important constraint that we need to minimize, the area 
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constraint was set to zero to achieve maximum minimization from the tool. 
There was no power constraint. Reports for the synthesis are shown in 
figures 4.4 - 4.6. 
In the area report shown in figure 4.4, the total cell area is mentioned, 
also the combinational logic area and noncombiantional (sequential) logic 
area is also shown. The report shows the number of cells used. Also the area 
. report shows the number of ports, nets, cells and references (cells types) used. 
· The area of the design is considered to medium. 
Report : area 
Design : pcs_top 
Version: 1999.05-2 
Date : Sat Nov 6 20:21 :54 1999 
Library(s) Used: 
fs80a_a (File: /home/process/UMC/UM35/synopsys/faraday/fs80a_core.db) 
Number of ports: 56 
Number of nets: 4790 
Number of cells: 4295 
Number of references: 91 
Combinational area: 13702.000000 
Noncombinational area: 8783.000000 
Net Interconnect area: undefined (Wire load has zero net area) 
Total cell area: 22485.000000 
Total area: undefined 
1 
Note: The total area is not shown since this includes the area for the wiring between the cells, which is not known 
before the placement and routing of the cells. 
Figure 4.4 Area report for the synthesis of the PCS. 
**************************************** 
Report : constraint 
Design : pcs_top 
Version: 1999.05-2 
Date : Sat Nov 6 20:21 :56 1999 
**************************************** 
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Weighted 
Group (max_delay/setup) Cost Weight Cost 
GTX_CLK 
MDC 
PMA_RX_CLK 
default 
max_delay/setup 
0.00 
0.00 
0.00 
0.00 
1.00 0.00 
1.00 0.00 
1.00 0.00 
1.00 0.00 
0.00 
Total Neg Critical 
Group (critical_range) Slack Endpoints Cost 
GTX_CLK 
MDC 
PMA_RX_CLK 
default 
critical_range 
Group (min_delay/hold) 
GTX_CLK 
MDC 
PMA_RX_CLK 
default 
min_delay/hold 
Constraint 
multiport_net 
max_transition 
max_fanout 
max_capacitance 
max_delay/setup 
critical_range 
min_delay/hold 
max_area 
0.00 0 0.00 
0.00 0 0.00 
0.00 0 0.00 
0.00 0 0.00 
0.00 
Weighted 
Cost 
0.00 
0.00 
0.00 
0.00 
Weight Cost 
1.00 0.00 
1.00 0.00 
1.00 0.00 
1.00 0.00 
0.00 
Cost 
0.00 (MET) 
0.00 (MET) 
0.00 (MET) 
0.00 (MET) 
0.00 (MET) 
0.00 (MET) 
0.00 (MET) 
22485.00 (VIOLATED) 
Figure 4.5 Constraints report for the synthesis of the PCS. 
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Figure 4.5 shows the constraints report for the synthesis of the PCS. 
The first three parts in the report shows the details of the results for the 
optimization to clocks GTX_CLK, RX_CLK, and MDC domains, for the 
constraints setup time, critical-range, and hold time. The optimization for 
multiple constraints is done through a cost function, where each constraint 
has a weight, and the goal of the optimization is to minimize the cost 
function. The last part in the report states the result of the optimization for 
the different constraints, those are the maximum transition, maximum 
fanout, maximum capacitance, setup time, hold time, and maximum area. 
All the constraints are met except the area which was violated. As has been 
mentioned before it was set to zero. 
The last report shown in figure 4.6 is for the timing report, where it 
shows the worst timing for the signal path from one register to another 
register through combinational logic (critical path). The critical path is 
shown for all the clock signals domains, they are GTX_CLK, RX_CLK, and 
MDC. 
An important value in these reports is the slack time; it shows the 
delay time the signals have with respect to the required time. When the 
slack is positive, it means there is extra time for the signal to arrive before it 
is required. When the slack is negative, it means the signal arrives later 
than the required time. 
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Note that in the timing report the worst slack for the clocks GTX_CLK 
and RX_CLK domains is zero. This occurs due to the way the optimization 
occurs and its heuristic nature. First, the tool will optimize the circuits until 
the timing requirements are met, during the first pass of optimization the 
area is not optimized. When the timing constraints are just met, the. first 
pass finish and the second starts. During the second pass the area is 
optimized while verifying the other constraints, the tool will continue until it 
cannot optimize the circuit area anymore. Since the area goal was set to 
zero, the area optimization ~ill stop when any change to the area toward a 
smaller value, will violate the timing constraints. 
For the MDC domain, since that clock is too slow for this technology 
the result is the very long slack time. 
The timing report for the GTX_CLK clock is shown in figure 4.6(a). 
Here the worst (one or more critical path) for the GTX_CLK domain is shown. 
In the report there are two groups of signal delays used to compute the $lack 
of a signal. 
The first is the delays in the signal path starting from an input or a 
register and ending in an output or a register. The signal goes through all 
the combinational gates, where the ·gates delay is shown explicitly for every 
gate the signal went through 
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**************************************** 
Report : timing 
-path full 
-delay max 
-rnax_paths 1 
Design : pcs_top 
Version: 1999.05-2 
Date : Sat Nov 6 20:21 :56 1999 
**************************************** 
Operating Conditions: WCCOM Library: fs80a_a 
Wire Load Model Mode: enclosed 
Startpoint: RX/RX_CONFIG_reg[l] 
(rising edge-triggered flip-flop clocked by PMA_RX_CLK) 
Endpoint: AUTO_NEGOTIATION/link_tirner_reg[0] 
(rising edge-triggered flip-flop clocked by GTX_CLK) 
Path Group: GTX_CLK 
Path Type: max 
Des/Clust/Port Wire Load Model Library 
pcs_top 
Point 
GI0K fs80a_a 
Iner Path 
clock PMA_RX_CLK (rise edge) 
clock network delay (ideal) 1.00 
0.00 0.00 
1.00 
RX/RX_CONFIG_reg[l]/CK (DFCLRBN) 0.00 
RX/RX_CONFIG_reg[l]/Q (DFCLRBN) 0.83 
U2319/O (NR2P) 0.20 2.03 r 
U40/O (ND2P) 0.23 2.26f 
Ul323/O (NR2T) 0.20 2.47r 
Ul322/O (ND2T) 0.23 2.70f 
Ul967/O (INV3) 0.14 2.84r 
Ul%3/O (ND2T) 0.20 3.04f 
Ul794/O (INV2) 0.11 3.15 r 
Ul880/O (OAl12) 0.21 3.36 f 
Ul881/O (ND2) 0.12 3.48r 
Ul882/O (OA112) 0.19 3.67f 
Ul883/O (ND2) 0.19 3.86r 
Ul884/O (ND3) 0.40 4.25f 
Ul948/O (ND2P) 0.24 4.49 r 
Ul338/O (INV2) 0.17 4.66f 
Ul8/O (INV3) 0.15 4.81 r 
Ul789/O (ND3) 0.61 5.42f 
Ul 790/0 (INV2) 0.14 5.56r 
U275/O (OA12P) 0.45 6.01 r 
U2369/O (INV3) 0.47 6.48 f 
U1428/O (NR2P) 0.22 6.70r 
AUTO_NEGOTIA TION/link....tirner_reg[0]/D (DFCLRBN) 
data arrival time 6.70 
clock GTX_CLK (rise edge) 8.00 8.00 
clock network delay (ideal) 1.00 9.00 
clock uncertainty -1.00 8.00 
AUTO_NEGOTIATIONnink_timer_reg[0]/CK (DFCLRBN) 
library setup time -1.30 6.70 
data required time 6.70 
data required time 6.70 
data arrival time -6.70 
slack(MET) 0.00 
l.OOr 
1.83 f 
0.00 
0.00 
6.70r 
8.00r 
Figure 4.6 Timing reports for the synthesis of the PCS 
(a) GTX_CLK clock domain. 
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The second group of data represents the delays in the clock path, clock 
delays, clock uncertainty and the library setup requirements. For the design 
to work properly the signal delay through the logic should be. less than or 
equal to the clock delay. 
The timing report for MDC clock is shown in figure 4.6(b). The same 
argument about the report applies here, but since the clock is slow relative to 
the technology we have a large positive slack time. 
The timing report for the RX_CLK clock is shown in figure 4.6(c). This 
is also similar to the previous timing reports. 
Similar to the synthesis flow diagram in figure 1. 7, many iterations 
were made through the RTL code until the optimization was done correctly. 
Since the violations were in the timing constraints, introducing an extra cycle 
into the combinational logic path to shorten the delays achieved the wanted 
results. The tool made this iteration easier through the use of script files to 
handle repeated actions, once it is defined the scripts are used to perform all 
the steps of optimization. The scripts used are in appendix C. 
The synthesis tool generated a gate level netlist in Verilog® HDL, also 
it generated a standard delay format file (SDF) that describes the timing 
delays of the gate netlist, which describes the delay across the gates. The 
SDF file is generated from the timing information of the technology library 
used for synthesis. 
Startpoint: MANAGEMENT/Reg0_reg[l5] 
(rising edge-triggered flip-flop clocked by MDC) 
Endpoint: MANAGEMENT/reg_read_reg[2] 
(rising edge-triggered flip-flop clocked by MDC) 
Path Group: MDC 
Path Type: max 
Des/Clnst/Port Wire Load Model Library 
pcs_top Gl0K fs80a_a 
Point Iner Path 
clock MDC (rise edge) 0.00 0.00 
clock network delay (ideal) 1.00 1.00 
MANAGEMENT/Reg0_reg[l5]/CK (DFCLRBN) 
MANAGEMENT/Reg0_reg[15]/Q (DFCLRBN) 
U2258/O (OR3) 0.34 1.99 r 
U4455/O (INVl) 0.14 2.12 f 
U4456/O (INVl) 0.28 
U1126/O (INVl) 0.24 
U4445/O (BUFl) 0.44 
U2383/O (INV3) 0.72 
U1265/O (INV2) 1.28 
Ul 131/O (ND2) 0.57 
Ul 132/O (INV]) 0.37 
U1173/O (ANZ) 0.82 
U2246/O (OR4B3L) 0.41 
U2600/O (DELIO) 15.10 
U2601/O (INVlL) 0.46 
Ul730/O (MAOII) 0.33 
U1462/O (ND4) 0.33 
U2671/O (DELIO) 16.27 
MANAGEMENT/reg_read_reg[2]/D (DFCLRBN) 
2.41 r 
2.64f 
3.08f 
3.80r 
5.08f 
5.65r 
6.02f 
6.84f 
725 r 
22.35 r 
22.81 f 
23.13 r 
23.47 f 
39.74 f 
data arrival time 39.74 
clock MDC (rise edge) 400.00 400.00 
clock network delay (ideal) 1.00 401.00 
clock uncertainty -1.00 400.00 
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0.00 
0.65 
0.00 
1.00r 
1.65 r 
39.74 f 
MANAGEMENT/reg_read_reg[2]/CK (DFCLRBN) 0.00 400.00 r 
library setup time -1.30 398.70 
data required time 398.70 
data required time 
data arrival time 
slack (MET) 
398.70 
-39.74 
358.96 
Figure 4.6 (Continued) 
(b) MDC clock domain. 
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Startpoint: RX/data_type_reg[0] 
(rising edge-triggered flip-flop clocked by PMA_RX_CLI() 
Endpoint: RXIRX_CONFIG_reg[0] 
(rising edge-triggered flip-flop clocked by PMA_RX_CLK) 
Path Group: PMA...RX...CLK 
Path Type: max 
Des/Clust/Port Wire Load Model Library 
pcs_top 
Point 
Gl0K fs80a_a 
Iner Path 
clock PMA__RX_CLK (rise edge) 0.00 0.00 
clock network delay (ideal) 1.00 1.00 
RX/data_type_reg[0]/CK (DFFN) 0.00 1.00 r 
RX/data_type_reg[0]/Q (DFFN) 0.95 1.95 f 
U1919/OB (MXL2) 0.43 2.38 r 
U4558/O (OAI112L) 0.52 2.90 f 
U174/O (AN2) 0.40 3.30f 
U1803/O (OAI12) 0.26 3.56 r 
U1546/O (ND3) 0.42 3.98 f 
U1237/O (NR2L) 0.33 4.30 r 
U1215/O (MAOIIP) 0.63 4.94 r 
U1268/O (ND2T) 0.28 5.21 f 
Ul836/O (INV2) 0.12 5.33 r 
U69/O (ND2) 0.38 5.71 f 
U1218/O (OA12) 0.47 6.18 f 
U1051/O (INV2) 0.27 6.45 r 
RXIRX_CONFIG_reg[0]/LD (DFCLRBN) 0.02 6.47 r 
data arrival time 6.47 
clock PMA__RX_CLK (rise edge) 8.00 8.00 
clock network delay (ideal) 1.00 9.00 
clock uncertainty -1.00 8.00 
RXIRX_CONFIG__reg[0]/CK (DFCLRBN) 0.00 8.00 r 
library setup time -1.53 6.47 
data required time 6.47 
data required time 
data arrival time 
slack(MET) 
6.47 
-6.47 
0.00 
Figure 4.6 (Continued) 
(c) RX_CLK clock domain. 
The Verilog® HDL code and the SDF file for the PCS are simulated 
using the Verilog® simulator. The simulation tests used are the same as the 
tests for the RTL code, the results verified that the synthesis ·results ·are 
correct. 
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4.4 Chapter Conclusion 
In this chapter the synthesis for the PCS was discussed. The input 
and output signals specifications were defined. The PCS was synthesized 
correctly and the synthesis reports included. in the chapter showed 
correctness of the synthesis, also the resulting gate level netlist with the 
timing information were simulated in a similar way to the original code with 
the inclusion of the actual delay and loading effects of the standard cells 
used, the results are correct compared to pre-synthesis, which further shows 
the correctness of the synthesis results. 
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5. CONCLUSIONS 
5.1 Discussion 
The standards represent a process by which an entire industry can 
cooperate among its members to define new technologies that will benefit the 
participants and ultimately the consumer. Ethernet is the backbone for 
wired networking; it continues to increase in its distribution and use. The 
previous Ethernet standard was at a speed of l00MB/s which was available 
to desktop applications; however, with the increase in the size of the Internet, 
it was apparent that the standards needed to move fast to avoid a bandwidth 
problem in the near future. The normal evolution was to increase the speed 
of the same available techniques and make them backward compatible rather 
than starting a new product to get to that speed. 
There are many applications today that are involved with 
communications, starting with the Internet, through HDTV, to cellular 
phones. All these are mixed-signal (analog and digital) systems. It is 
imperative to be able to characterize both kinds of circuits and their 
interactions, at least at the functional level. 
5.2 Conclusion 
In this work the mixed-signal system of the latest fiber IEEE Ethernet 
standard, the Gigabit Ethernet 802.3z standard (l000BASE-X PHY), was 
functionally verified, and the PHY's two sublayers, the PMA and the PCS, 
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were modeled. 
The PCS, which is totally digital, was modeled using Verilog®HDL at 
the RTL level, and functionally verified through simulation using Verilog-
XL®. In addition, the PCS was synthesized successfully using the Synopsys 
Design Compiler® tool into a gate level 0.35µ CMOS technology dependent 
netlist. The resulting netlist has commercial value in today's market due to 
the proven worthiness of the Gigabit Ethernet. 
The synthesi_zed PCS was verified through the simulation of the 
st~dard delay format (SDF) information generated by the synthesis tool 
from the technology library used. 
The PMA is a mixed-signal system. It was modeled by SpectreHDL® 
for the analog parts and by Verilog®HDL for the digital parts. The PMA was 
functionally verified using the mixed-signal simulator SpectreVerilog®. 
This work has a commercial value and was done in acco;rdance with a 
company's specifications. The novelty of this work lies in applying the mixed-
signal simulation tools to such a complex networking system as the IEEE 
802.3z l000BASE-X Standard (Gigabit Ethernet). This work has an 
importance in the challenging process of designing mixed-signal systems. 
Finally this work was presented in a conference paper [17]. 
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APPENDIXA 
DATA CODE-GROUPS 
In this appendix the valid data code-groups are shown, the naming 
convention for the code-group name is as follows. 
Divide the eight-bit octet into three-bit and five-bit fields as shown in 
column three in table A.I, D letter in the name denote (Data) versus K for 
special code groups. The first number represent the decimal value of the five-
bit field, and the second number denote the value of the three-bit field. This 
table is from [6]. 
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Table A.l(a) Valid data code-groups 
Code Current RD Current RD+ 
Group Octet Octet Bits abcdei fghj abcdei fghj Name Value HGFEDCBA 
D0.0 00 000 00000 1001110100 0110001011 
D1.0 01 000 00001 0111010100 1000101011 
D2.0 02 000 00010 1011010100 010010 1011 
D3.0 03 000 00011 1100011011 1100010100 
D4.0 04 000 00100 1101010100 0010101011 
D5.0 05 000 00101 1010011011 1010010100 
D6.0 06 000 00110 0110011011 0110010100 
D7.0 07 000 00111 111000 1011 0001110100 
D8.0 08 000 01000 1110010100 000110 1011 
D9.0 09 000 01001 1001011011 1001010100 
D10.0 OA 000 01010 0101011011 010101 0100 
D11.0 OB 000 01011 110100 1011 110100 0100 
D12.0 oc 000 01100 0011011011 0011010100 
D13.0 OD 000 01101 1011001011 101100 0100 
D14.0 OE 000 01110 0111001011 011100 0100 
D15.0 OF 000 01111 0101110100 101000 1011 
D16.0 10 000 10000 0110110100 100100 1011 
D17.0 11 000 10001 1000111011 1000110100 
D18.0 12 000 10010 0100111011 0100110100 
D19.0 13 00010011 1100101011 110010 0100 
D20.0 14 000 10100 0010111011 0010110100 
D21.0 15 000 10101 1010101011 101010 0100 
D22.0 16 000 10110 0110101011 011010 0100 
D23.0 17 000 10111 111010 0100 0001011011 
D24.0 18 000 11000 1100110100 001100 1011 
D25.0 19 000 11001 1001101011 100110 0100 
D26.0 lA 000 11010 010110 1011 0101100100 
D27.0 lB 00011011 1101100100 0010011011 
D28.0 lC 000 11100 001110 1011 001110 0100 
D29.0 1D 000 11101 101110 0100 0100011011 
D30.0 lE 000 11110 011110 0100 1000011011 
D31.0 lF 000 11111 1010110100 0101001011 
D0.1 20 00100000 1001111001 011000 1001 
D1.1 21 00100001 0111011001 100010 1001 
D2.1 22 00100010 1011011001 010010 1001 
D3.1 23 00100011 1100011001 1100011001 
D4.1 24 001 00100 1101011001 001010 1001 
D5.1 25 00100101 1010011001 1010011001 
D6.1 26 00100110 0110011001 0110011001 
D7.1 27 00100111 111000 1001 0001111001 
D8.1 28 00101000 1110011001 0001101001 
D9.1 29 00101001 1001011001 1001011001 
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Table A.l(b) Valid data code-groups 
Code Current RD Current RD+ 
Group Octet Octet Bits abcdei fghj abcdei fghj 
Name Value HGFEDCBA 
DlO.l 2A 00101010 0101011001 0101011001 
Dll.1 2B 00101011 110100 1001 110100 1001 
D12.1 20 00101100 0011011001 0011011001 
D13.l 2D 00101101 1011001001 1011001001 
D14.1 2E 00101110 0111001001 011100 1001 
Dl5.l 2F 00101111 0101111001 101000 1001 
D16.1 30 00110000 0110111001 100100 1001 
Dl7.l 31 00110001 1000111001 1000111001 
D18.l 32 00110010 0100111001 0100111001 
D19.l 33 00110011 1100101001 110010 1001 
D20.1 34 00110100 0010111001 0010111001 
D21.1 35 00110101 101010 1001 101010 1001 
D22.1 36 00110110 011010 1001 011010 1001 
D23.1 37 00110111 111010 1001 0001011001 
D24.1 38 00111000 1100111001 001100 1001 
D25.1 39 00111001 100110 1001 100110 1001 
D26.l 3A 00111010 0101101001 0101101001 
D27.1 3B 00111011 1101101001 0010011001 
D28.1 30 00111100 001110 1001 001110 1001 
D29.l 3D 00111101 101110 1001 0100011001 
D30.1 3E 00111110 011110 1001 1000011001 
D31.l 3F 00111111 1010111001 0101001001 
D0.2 40 010 00000 1001110101 011000 0101 
Dl.2 41 010 00001 0111010101 100010 0101 
D2.2 42 010 00010 1011010101 010010 0101 
D3.2 43 010 00011 1100010101 1100010101 
D4.2 44 010 00100 1101010101 001010 0101 
D5.2 45 010 00101 1010010101 1010010101 
D6.2 46 010 00110 0110010101 0110010101 
D7.2 47 010 00111 111000 0101 0001110101 
D8.2 48 010 01000 1110010101 000110 0101 
D9.2 49 010 01001 1001010101 1001010101 
Dl0.2 4A 01001010 0101010101 0101010101 
Dll.2 4B 01001011 110100 0101 110100 0101 
D12.2 40 010 01100 0011010101 0011010101 
D13.2 4D 010 01101 1011000101 101100 0101 
D14.2 4E 010 01110 011100 0101 011100 0101 
D15.2 4F 010 01111 0101110101 101000 0101 
D16.2 50 01010000 0110110101 100100 0101 
Dl7.2 51 01010001 1000110101 1000110101 
D18.2 52 01010010 0100110101 0100110101 
D19.2 53 01010011 110010 0101 110010 0101 
D20.2 54 01010100 0010110101 0010110101 
D21.2 55 01010101 101010 0101 101010 0101 
D22.2 56 01010110 011010 0101 011010 0101 
D23.2 57 01010111 111010 0101 0001010101 
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Table A.l(c) Valid data code-groups 
Code Current RD Current RD+ 
Group Octet Octet Bits abcdei fghj abcdei fghj 
Name Value HGFEDCBA 
D24.2 58 01011000 1100110101 001100 0101 
D25.2 59 010 11001 100110 0101 100110 0101 
D26.2 5A 010 11010 0101100101 0101100101 
D27.2 5B 01011011 110110 0101 0010010101 
D28.2 5C 010 11100 001110 0101 001110 0101 
D29.2 5D 010 11101 101110 0101 0100010101 
D30.2 5E 01011110 011110 0101 1000010101 
D31.2 5F 010 11111 1010110101 010100 0101 
D0.3 60 01100000 1001110011 0110001100 
D1.3 61 01100001 0111010011 1000101100 
D2.3 62 01100010 1011010011 0100101100 
D3.3 63 01100011 1100011100 1100010011 
D4.3 64 01100100 1101010011 0010101100 
D5.3 65 01100101 1010011100 1010010011 
D6.3 66 01100110 0110011100 0110010011 
D7.3 67 01100111 111000 1100 0001110011 
D8.3 68 01101000 1110010011 0001101100 
D9.3 69 01101001 1001011100 1001010011 
D10.3 6A 01101010 0101011100 0101010011 
D11.3 6B 01101011 110100 1100 110100 0011 
D12.3 6C 01101100 0011011100 0011010011 
D13.3 6D 01101101 1011001100 101100 0011 
D14.3 6E 01101110 0111001100 011100 0011 
D15.3 6F 01101111 0101110011 101000 1100 
D16.3 70 01110000 0110110011 100100 1100 
D17.3 71 01110001 1000111100 1000110011 
D18.3 72 01110010 0100111100 0100110011 
D19.3 73 01110011 1100101100 110010 0011 
D20.3 74 01110100 0010111100 0010110011 
D21.3 75 01110101 101010 1100 101010 0011 
D22.3 76 01110110 011010 1100 011010 0011 
D23.3 77 01110111 111010 0011 0001011100 
D24.3 78 01111000 1100110011 0011001100 
D25.3 79 01111001 100110 1100 100110 0011 
D26.3 7A 01111010 0101101100 0101100011 
D27.3 7B 01111011 1101100011 0010011100 
D28.3 7C 01111100 0011101100 001110 0011 
D29.3 7D 01111101 101110 0011 0100011100 
D30.3 7E 01111110 011110 0011 1000011100 
D31.3 7F 01111111 1010110011 0101001100 
D0.4 80 100 00000 1001110010 011000 1101 
D1.4 81 100 00001 0111010010 100010 1101 
D2.4 82 100 00010 1011010010 010010 1101 
D3.4 83 100 00011 1100011101 1100010010 
D4.4 84 100 00100 110101 0010 001010 1101 
D5.4 85 100 00101 1010011101 1010010010 
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Table A.l(c) Valid data code-groups 
Code Current RD Current RD+ 
Group Octet Octet Bits abcdei fghj abcdei fghj 
Name Value HGFEDCBA 
D6.4 86 100 00110 0110011101 0110010010 
D7.4 87 100 00111 111000 1101 0001110010 
D8.4 88 100 01000 1110010010 000110 1101 
D9.4 89 100 01001 1001011101 1001010010 
D10.4 BA 100 01010 0101011101 0101010010 
D11.4 SB 100 01011 110100 1101 110100 0010 
D12.4 BC 100 01100 0011011101 0011010010 
D13.4 8D 100 01101 101100 1101 101100 0010 
D14.4 BE 100 01110 011100 1101 011100 0010 
D15.4 SF 100 01111 0101110010 101000 1101 
D16.4 90 100 10000 0110110010 100100 1101 
D17.4 91 100 10001 1000111101 100011 0010 
D18.4 92 100 10010 0100111101 0100110010 
D19.4 93 10010011 110010 1101 110010 0010 
D20.4 94 100 10100 0010111101 0010110010 
D21.4 95 100 10101 101010 1101 101010 0010 
D22.4 96 10010110 011010 1101 011010 0010 
D23.4 97 100 10111 111010 0010 0001011101 
D24.4 98 100 11000 1100110010 001100 1101 
D25.4 99 10011001 100110 1101 100110 0010 
D26.4 9A 10011010 0101101101 010110 0010 
D27.4 9B 10011011· 1101100010 0010011101 
D28.4 9C 100 11100 001110 1101 001110 0010 
D29.4 9D 10011101 101110 0010 0100011101 
D30.4 9E 100 11110 011110 0010 1000011101 
D31.4 9F 100 11111 1010110010 010100 1101 
D0.5 AO 10100000 1001111010 011000 1010 
D1.5 Al 10100001 0111011010 100010 1010 
D2.5 A2 10100010 1011011010 010010 1010 
D3.5 A3 10100011 1100011010 1100011010 
D4.5 A4 10100100 1101011010 001010 1010 
D5.5 A5 10100101 1010011010 1010011010 
D6.5 A6 101 00110 0110011010 0110011010 
D7.5 A7 10100111 111000 1010 0001111010 
D8.5 AB 10101000 1110011010 000110 1010 
D9.5 A9 10101001 1001011010 1001011010 
D10.5 AA 10101010 0101011010 0101011010 
D11.5 AB 10101011 110100 1010 110100 1010 
D12.5 AC 10101100 0011011010 0011011010 
D13.5 AD 10101101 101100 1010 101100 1010 
D14.5 AE 10101110 011100 1010 0111001010 
D15.5 AF 10101111 0101111010 1010001010 
D16.5 BO 10110000 0110111010 100100 1010 
D17.5 Bl 10110001 1000111010 1000111010 
D18.5 B2 10110010 0100111010 0100111010 
D19.5 B3 10110011 110010 1010 110010 1010 
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Table A.l(d) Valid data code-groups 
Code Current RD Current RD+ 
Group Octet Octet Bits abcdei fghj abcdei fghj 
Name Value HGFEDCBA 
D20.5 B4 10110100 0010111010 0010111010 
D21.5 B5 10110101 101010 1010 1010101010 
D22.5 B6 10110110 011010 1010 011010 1010 
D23.5 B7 10110111 111010 1010 0001011010 
D24.5 BB 10111000 1100111010 001100 1010 
D25.5 B9 10111001 1001101010 1001101010 
D26.5 BA 10111010 0101101010 0101101010 
D27.5 BB 10111011 1101101010 0010011010 
D2B.5 BC 10111100 001110 1010 001110 1010 
D29.5 BD 10111101 101110 1010 0100011010 
D30.5 BE 10111110 0111101010 1000011010 
D31.5 BF 10111111 1010111010 0101001010 
D0.6 co 110 00000 1001110110 011000 0110 
Dl.6 Cl 110 00001 0111010110 100010 0110 
D2.6 C2 110 00010 1011010110 010010 0110 
·D3.6 C3 11000011 1100010110 1100010110 
D4.6 C4 110 00100 1101010110 001010 0110 
D5.6 C5 110 00101 1010010110 1010010110 
D6.6 C6 11000110 0110010110 0110010110 
D7.6 C7 11000111 111000 0110 0001110110 
DB.6 CB 11001000 1110010110 0001100110 
D9.6 C9 11001001 1001010110 1001010110 
Dl0.6 CA 11001010 0101010110 0101010110 
Dll.6 CB 11001011 110100 0110 1101000110 
D12.6 cc 110 01100 0011010110 0011010110 
D13.6 CD 11001101 1011000110 101100 0110 
D14.6 CE 11001110 0111000110 011100 0110 
D15.6 CF 11001111 0101110110 101000 0110 
Dl6.6 DO 11010000 0110110110 100100 0110 
D17.6 Dl 11010001 1000110110 1000110110 
DlB.6 D2 11010010 0100110110 0100110110 
D19.6 D3 11010011 110010 0110 110010 0110 
D20.6· D4 11010100 0010110110 0010110110 
D21.6 D5 11010101 101010 0110 101010 0110 
D22.6 D6 11010110 011010 0110 0110100110 
D23.6 D7 11010111 111010 0110 0001010110 
D24.6 DB 11011000 1100110110 001100 0110 
D25.6 D9 11011001 100110 0110 100110 0110 
D26.6 DA 11011010 010110 0110 0101100110 
D27.6 DB 11011011 1101100110 0010010110 
D2B.6 DC 11011100 001110 0110 0011100110 
D29.6 DD 11011101 101110 0110 0100010110 
D30.6 DE 11011110 011110 0110 1000010110 
D31.6 DF 11011111 1010110110 010100 0110 
D0.7 EO 11100000 1001110001 0110001110 
Dl.7 El 11100001 0111010001 1000101110 
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Table A.l(e) Valid data code-groups 
Code Current RD Current RD+ 
Group Octet Octet Bits abcdei fghj abcdei fghj Name Value HGFEDCBA 
D2.7 E2 111 00010 1011010001 0100101110 
D3.7 E3 11100011 1100011110 1100010001 
D4.7 E4 11100100 1101010001 001010 1110 
D5.7 E5 11100101 1010011110 1010010001 
D6.7 E6 11100110 0110011110 0110010001 
D7.7 E7 111 00111 111000 1110 0001110001 
D8.7 EB 11101000 1110010001 000110 1110 
D9.7 E9 11101001 1001011110 1001010001 
Dl0.7 EA 11101010 0101011110 0101010001 
Dll.7 EB 11101011 110100 1110 110100 1000 
Dl2.7 EC 11101100 0011011110 0011010001 
Dl3.7 ED 111 01101 1011001110 101100 1000 
Dl4.7 EE 11101110 0111001110 011100 1000 
Dl5.7 EF 11101111 0101110001 1010001110 
Dl6.7 F0 11110000 0110110001 1001001110 
D17.7 Fl 11110001 1000110111 1000110001 
Dl8.7 F2 11110010 0100110111 0100110001 
Dl9.7 F3 11110011 1100101110 110010 0001 
D20.7 F4 11110100 0010110111 0010110001 
D21.7 F5 11110101 101010 1110 101010 0001 
D22.7 F6 11110110 011010 1110 011010 0001 
D23.7 F7 11110111 111010 0001 0001011110 
D24.7 F8 11111000 1100110001 001100 1110 
D25.7 F9 11111001 100110 1110 100110 0001 
D26.7 FA 11111010 0101101110 0101100001 
D27.7 FB 11111011 110110 0001 0010011110 
D28.7 FC 11111100 001110 1110 001110 0001 
D29.7 FD 11111101 101110 0001 0100011110 
D30.7 FE 11111110 011110 0001 1000011110 
D31.7 FF 11111111 1010110001 0101001110 
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APPENDIXB 
FINITE STATE MACHINES 
The finite state machine for the PCS modules is presented here, notice 
that those are direct copy from the IEEE 802.3z standard for the l000BASE-
X. 
The following State machines are presented: 
• PCS transmit ordered-set state diagram. 
• PCS transmit code-group state diagram. 
• PCS receive state diagram, part a. 
• PCS receive state diagram, part b. 
• Carrier sense state diagram. 
• Synchronization state diagram. 
• Auto negotiation state diagram. 
For details about the variables defined and the definition of state 
diagram usage ,refer to [6], 
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power_on=TRUE + TX_EN=FALSE • 
mr_main_reset=TRUE + TX ER=FALSE * 
(xmi!CHANGE=TRUE • xmit=DATA 1 TX EN=FALSE • TX_OSET.indicat':; tx_even=FALSE) l 
,.. r.indicate TX_EN=TRUE • 
TX_TEST_XMIT yTX_ER=TRUE 
transmitting <= FALSE XMIT_DATA ALIGN_ERR_START 
COL<=FALSE tx_o_set <= 11/ 
xmi~1 I L__ I L_ TX_OSET.indicate+ .., CONFIGURATION START _ERROR 
CONFIGURATION transmitting <= TRUE 
tx_o_set <= /Cl TX_EN= TRUE • COL<= receiving TX_ER=FALSE • tx_o_set <= /Si TX_ OSET.indicate xmit=IDLE + (xmit=DATA * TX_OSET.indicate 
(TX_EN=TRUE + TX_ER=TRUE~ , .. • IDLE START_OF_PACKET , .. 
tx_o_set <= /1/ transmitting <= TRUE TX_DATA_ERROR 
xmit=DATA • TX_OSET.indicate * COL <= receiving COL <= receiving 
TX_EN=FALSE * TX_ER=FALSE tx_o_set <= /S/ tx_o_set <= NI 
TX_OSET.indicate TX_ OS ET.indicate ... • • T)LDATA , .. 
COL<= receiving T)LPACKET 
tx_o_set <= VOID(/D/) TX_EN=FALSE • 
I TX_OSET.indicate I I TX_ER=TRUE ... TX_EN=TRUE 
END_OF_PACKET_EXT 
COL <= receiving 
ir TX_EN=FALSE " TX_ER=FALSE TX_ER=FALSE • tx_o_set <= VOID(/T/) 
END_OF_PACKET_NOEXT TX_OSET.indicate I TX_ER=TRUE * 
IF (tx_even=FALSE) TX_ OS ET.indicate 
THEN ... TX_EN=FALSE • 
transmitting <= FALSE 
EXTEND_BY _ 1 
TX_ER=TRUE • 
COL<=FALSE TX_OSET.indicate 
tx_o_set <= /Tl IF (tx_even=FALSE) 
' .-
TX_ OSET.indicate 1 THEN CARRIER_EXTEND transmitting <= FALSE 
COL<=FALSE COL <= receiving .. tx_o_set <=IRI tx_o_set <= VOID(IR/) 
EPD2_NOEXT TX_ OSET.indicate I I L_ transmitting <= FALSE tx_o_set <= /R/ TX_EN=FALSE * 
TX_ER=FALSE • TX_EN= TRUE • 
tx_even=FALSE • ® tx...even=TRUE • TX_OSET.indicate TX_ER=FALSE • TX_ OSET.indicate TX_ OS ET.indicate TX_OSET.indicate 
,. TX_EN=TRUE • 
EPD3 T)LER= TRUE • 
tx_o_set <= /RI 
TX_OSET.indicate 
I TX_OSET.indicate 
Figure B.l PCS transmit ordered_set State diagram 
(From IEEE $td. 802.3z 1999 All rights reserved [6]) 
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l power_on=TRUE + mr_main_reset=TRUE i CONFIGURATION_C1A + 
tx....oode-group <= tK28.5t GENERATE_CODE_GROUPS 
tx....even <= TRUE 
PUDR tx....o_set=/D/ I 
og_timer_done + tx....o_set= tx_o_set=/C/ 
, r NI +/SI+ /Tl +/RI 
CONFIGURATION_C1B SPECIAL_GO 
tx_oode-group <= /D21.5/ 
tx_code-group <= tx_o_set tx_even <= FALSE 
PUDR ll(_even <= ! tx....even tx....o_set=IV 
TX_OSET.indioate 
og_timer_done J, PUDR 
I CONFIGURATION_C1C og timer done 
, 
tx....oode-group <= ENCODE ',. (tx_ Config_Reg<D7:DO>) J, IDLE_DISPARITY _ TEST tx....even <= TRUE 
PUDR 
DATA_GO 
tx_dispa~~ tx_disparity= l_ cg_timer_done J, ll(_code-group <= POSIT! NEGATIVE 
CONFIGURATION_C1D ENCODE(TXD<7:0>) IDLE_DISPARITY_WRONG tx_even <= ! tx_even 
tx_oode-group <= ENCODE TX_OSET.indioate tx_oode-group <= /K28.5t 
(tx_Config_Reg<D15:DS>) PUDR tx_even <= TRUE 
tx....even <= FALSE 
I PUDR TX_OSET.indloate cg_timer_done cg_timer_done ,L. PUDR -
tx_o_set#C/ 4 IDLE_l1B cg_timer_don tx_oode-group <= /D5.6/ 
tx_o_set=IC/ * tx_even <= FALSE og_timer_done 
TX_OSET.indioate '. PUDR 
CONFIGURATION_C2A 
cg_timer_done I tx_oode-group <= /K28.5/ , 
tx....even <= TRUE 
PUDR 
og_timer_done ,L. J, 
CONFIGURATION_C2B IDLE_DISPARITY_OK 
tx_code-group <= /D2.2/ tx_oode-group <= tK28.5/ 
tx_even <= FALSE tl<....even <= TRUE 
PUDR PUDR 
og_timer_done J, 
cg_timer_done 
CONFIGURATION_C2C 
tx_oode-group <= ENCODE IDLE_l2B 
(tx_Config_Reg<D7:D0>) tl<....oode-group <= /D16.2/ 
ll(_even <= TRUE ll(_even <= FALSE 
PUDR TX_OSET.indicate 
PUDR 
og_timer_done J, cg_timer_done I 
CONFIGURATION_C2D , 
tx_oode-group <= ENCODE 
(tx....Config_Reg<D15:D8>) 
ll(_even <= FALSE 
T)(_OSET.indloate 
PUDR 
I ca timer done 
Figure B.2 PCS transmit code-group State diagram 
(From IEEE Std. 802.3z 1999 All rights reserved [6]) 
102 
power_on=TRUE + mr_main_reset=TRUE sync_status=FAIL * SUD! 
+ 
LINK_FAILED 
IF xmit,;,DATA, 
THEN RUDl(INVALID) 
IF receiving=TRUE, 
THEN 
receiving <= FALSE; 
RX_ER <= TRUE. 
ELSE 
RX_DV <= FALSE; 
RX_ER <= FALSE. 
SUD! ... ~· ... 
WAIT_FOR_K 
receiving <= FALSE 
RX_DV <= FALSE 
RX_ER <= FALSE 
SUDl([/K28.5/] • EVEN) 
... , r er t .... 
RX_K 
receiving <= FALSE (xmi!;tDATA * 
RX_DV <= FALSE SUDl(e [/DI] * ![/D21.5/] * ![/D2.2/])) + 
RX_ER <= FALSE 
<p 
(xmil=DATA • 
er SUDl([/D21.5/] + [/D2.2/]) I SUDl(![/D21.5/] * ![/D2.2/])) ... ... 
RX_CB SUDl(e [ID/]) * IDLE_D 
receiving <= FALSE xmil;tDATA receiving ¢= FALSE 
RX_DV <= FALSE RX_DV <= FALSE 
RX_ER <= FALSE RX_ER <= FALSE 
SUDl(ef/D/]1 I SUDl(e [/DI]) RUDl(/1/) 
I I 
RX_CC SUDl(![/K28.5/]) • SUD!* xmit=DATA • 
rx_Config_Reg<D7:D0> <= 
xmit,;,DATA carrier_detect=FALSE + 
DECODE{[/x/]) 
SUDl([/K28.5/]} 
SUDl(e[/D/]1 I SUDl(e 1/D/]) SUD! • xmil=DATA * carrier_ detect= TRUE ... ,, 
RX_CD CARRIER_DETECT 
rx_Config_Reg<D15:D8> <= receiving <= TRUE 
DECODE{[/x/]) l'[/S/] {3)[/S/] RUDl(/C/) 
I I SUDl(![/K28.5/] + ODD) '~ FALSE_ CARRIER 
SUDl{[/K28.5/] * EVEN) ... , .. ,r ,r 
RX_ER <= TRUE 
RX_INVALID RXD<7:0> <= 0000 1110 
IF xmit=CONFIGURATION 
THEN RUDl{INVALID) SUD!([/K28.5/] • EVEN) 
IF xmit=DATA 
THEN receiVing <= TRUE 
SUDl([/K28.5/] * EVEN) I 
SUDl(!([/K28.5/] * EVEN)) 
Figure B.3 Receive State diagram, part a 
(From IEEE Std. 802.3z 1999 All rights re~erved [6]) 
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T + 
START_ OF _PACKET 
RX_DV <= TRUE 
RX_ER <= FALSE 
RXD<7:0> <= 0101 0101 
SUDI .... 
RECEIVE 
check_end=(/K28.5/D/K28.5/ + 
/K28.5/(D21.5 + D2.2)/D0.O/) * I I ELSE 
EVEN + + 
EARLY_END RX_DATA_ERROR 
RX_ER <= TRUE RX_ER <= TRUE 
SUDl(![/021.5/] *© ~UDl([/D21.51] + 1suo1 .... 
![/D2.21]) C [/D2.21]) 
EVEN* 
check_end=/T/R/K28.5/ E[/D/] 
+ + + 
TRl+RRI RX_DATA 
receiving <= FALSE RX_ER <= FALSE 
RX_DV <= FALSE RXD<7:0> <= DECODE([/x/]) 
RX_ER <= FALSE I SUDI 
~SUDl([/K28.5/]) 
check_ end=/T/R/R/ check_ end=/R/R/R/ 
,I,. ,I,. .. 
TRR+EXTEND EARLY _END_EXT 
RX_DV <= FALSE RX_ER <= TRUE 
RX_ER <= TRUE SUDII 
RXD<7:0> <= 0000 1111 
I SUD! SUDl(![/S/] * !([/K28.5/] * EVEN)) 
+ , .. • EPD2_ CHECK_END 
check end=/R/R/R/ I I !ELSE 
check_end=/R/R/K28.5/ • EVEN • 
check_end=/R/R/S/ 
EXTEND_ERR 
+ RX_DV <= FALSE RXD<7:0> <= 0001 1111 
PACKET_BURST_RRS 
® I RX_DV <= FALSE SUDl([/S/J) RXD<7:0> <= 0000 1111 
I SUDl([/S/]) SUDl([/K28.5/] * EVEN) , .. 
Figure B.4 Receive State diagram, part b 
(From IEEE Std. 802.3z 1999 All rights reserved [6]) 
... 
2 
3 
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... l 
1 power_on=TRUE + mr_main_reset=TRUE + l (signal_detectCHANGE=TRUE * 
mr_loopback=FALSE * PUDI) 
LOSS_OF_SYNC 
sync_stalus ¢= FAIL 
(PUDI * signal_detect=FAIL * rx_even (:;;:: ! rx_even 
mr_loopback=FALSE) + SUDI 
PUDl(![/COMMA/]) I i (signal_detect=OK + mr_loopback=TRUE) • 
PUDl([/COMMA/]) 
COMMA_DETECT _ 1 
rx_even <= TRUE 
SUDI 
PUDl(![/D/]) I iPUDl([/D/]) .-
ACQUIRE_SYNC_ 1 
PUDl(![/COMMA/] • ,a;[/INVALID/]) 
rx_ even <= ! rx_ even 
SUDI 
cgbad I i rx_ even=FALSE~l([/COMMA/]) 
COMM!\_DETECT_2 
rx_even <= TRUE 
SUDI 
PUDl(![/D J) I iPUDl([/D/]) .-
ACQUIRE_SYNC_2 
PUDl(![/COMMA/] * ,a;[/INVALID/)) 
rx_ even <= ! rx_ even 
SUDI 
cgbad I 
irx_even=FALS~l([/COMMA/]) i COMMA_DETECT _3 r7r ..-
rx_even <= TRUE SYNC_ACQUIRED_ 1 
SUDI sync_status <= OK 
PUDl(![/D/]) I I PUDl([/D/)) rx_even ¢= ! rx_even 
SUDI 
cgbad L__ 
i i cggood cggood ... 
SYNC_ACQUIRED_2 SYNC_ACQUIRED_2A 
rx_ even <= ! rx_ even rx_even ¢= ! rx_even cggood * 
SUDI SUDI good_ cgs "' 3 
good_cgs¢=0 good_cgs <= good_cgs + 1 
cgbad L__ 
cgbad I L__ good_ cgs = 3 • cg good 
l ,, cggood • .--
SYNC_ACQUIRED_3 SYNC_ACQUIRED_3A 
rx_ even <= ! rx_ even rx_ even {'=: ! rx_ even cggood * 
SUDI SUDI good_ cgs * 3 
good_cgs<=0 good_cgs <= good_cgs + 1 
cgbad L__ cgbad I 
cggood ~s = 3 
,r cggood • .--
SYNC_ACQUIRED_ 4 SYNC_ACQUIRED_ 4A 
rx_ even <= ! rx_ even rx_ even <= ! rx_ even cggood * 
SUDI SUD! good_ cgs ;e 3 
good_ cgs <= 0 good_ cgs <= good_ cgs + 1 
cgbad L__ 
cgbad I 
cggood ~gs= 3 
Figure B.5 Synchronization State diagram. 
(From IEEE Std. 802.3z 1999 All rights reserved [6]) 
105 
power_on=TRUE + mr_main_reset=TRUE + 
mr_restart_an=TRUE + an_sync_statuS=FAIL + 
an_enableCHANGE=TRUE + RUDJ(INVALID) ability_match=TRUE. 
r--------------., 
Optional Implementation 
T 
AN_ENABLE 
mr_page_rx <= FALSE 
mr_an_complete <= FALSE 
IF mr_an_enable=TRUE, 
THEN 
tx_ Config_Reg<D15:D0><=0 
xmit <= CONFIGURATION. 
ELSE 
xmit ¢= IDLE 
.--J 
mr_an_enable 
=FALSE 
mr_an_enable 
=TRUE 
AN_RESTART 
start link_timer 
mr_np_loaded <= FALSE 
tx_Config_Reg<D15:DO> <= 0 
xmit ¢= CONFIGURATION 
link_timer_done 
AN_DJSABLE_LINK_ OK 
xmil¢= DATA 
oc Config_Reg<D15:D0>=O 
+ 
ABILITY _DETECT 
toggle_tx ¢= mr_adv_ability<12> 
tx_Config_Reg<D15> <= 
mr_adv_ability<16> 
tic Config_Reg<D14> ¢= 0 
tx_Config_Reg<D13:D0> <= 
mr_adv_ability<14:1> 
ability_match=TRUE * 
rx_ Config_Reg<D15:DQ>,,e(J 
,, + 
ACKNOWLEDGE_DETECT 
tx_Config_Reg<D14> <= 1 
NEXT_PAGE_ WAIT 
mr_np_loaded ¢= FALSE 
tx_Config_Reg<D15> <= 
mr_np_tx<16> 
tx_Config_Reg<D14> ¢= 0 
tx_Config_Reg<D13:D12> ¢= 
mr_np_tx<14:13> 
Ix_ Config_Reg<D11 > <= 
toggle_tx 
tx_Config_Reg<D10:D0> <= 
mr_np_tx<11 :1> 
l...:..:..::1---------
abilily_match=TRUE * 
((toggle_rx A rx_Config_Reg<D11>)=1) • 
rx_ Config_Reg<D15:D0>#l 
(acknowledge_match= TRUE * 
consistency _match=FALSE) + 
(ability_match=TRUE * 
acknowledge_match=TRUE * 
consistency_match= TRUE 
rx_ Config_Reg<D15:D0>=O) 
COMPLETE_ACKNOWLEDGE 
Start link_timer link_timer_done * 
toggle_tx ¢= !toggle_tx mr_adv_ability<16>=1 • 
toggle_rx ¢= mr_lp_adv_ability<16>=1 • 
rx_Config_Reg<D11> mr_np_loaded= TRUE• 
np_rx <= rx_ Config_Reg<NP> (tx_ Config_Reg<NP>=1 + np_rx=1) * 
~m~r-_p_ag_e ___ rx_<=-T_R_U_E __ (ability_match=FALSE + 
rx_Config_Reg<D15:D0>;,,0) 
ability_match=TRUE • 
rx_ Config_Reg<D15:D0>=O ((!ink_limer_done * 
(mr_adv_ability<16>=0 + mr_lp_adv_ability<16>=0)) + 
(linlUimer_done * 
mr_adv_ability<16>=1 * mr_lp_adv_ability<16>=1 * 
Ix_ Config_Reg<NP>=0 * np_rx=O)) • 
, r (ability_match=FALSE + rx_Config_Reg<D15:D0>;<0) 
JDLE_DETECT 
start link_timer 
xmit<= IDLE 
resolve_priority <= ON 
ability_ma!ch=TRUE * ,.t-, idle_match=TRUE * 
rx_Config_Reg<D15:DO>=O 1()1 link_timer_done ,, 
LINK_OK 
xmit<= DATA 
mr_an_complete <= TRUE 
resolve_priority <= ON 
ability_match= TRUE 
NOTE-If the optional Next Page function 1s not supported, the transitio 
from COMPLETE ACKNOWLEDGE to IDLE_DETECT can be simplified!< 
link_timer_done * (ability_match=FALSE + rx_Config_Reg<D15:DO>;,,Q) 
Figure B.6 Auto-Negotiation State diagram. 
(From IEEE Std. 802.3z 1999 All rights reserved [6]) 
power_on=TRUE + mr_main_reset=TRUE 
i 
CARRIER_SENSE_OFF 
CRS<=FALSE .. 
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(repeater_mode=FALSE * 
transmitting= TRUE} + 
receiving= TRUE 
(repeater_mode= TRUE + 
transmitting=FALSE) * 
receiving=FALSE 
... CARRIER_SENSE_ON r 
CRS <=TRUE 
Figure B.7 Carrier sense State diagram. 
(From IEEE Std. 802.3z 1999 All rights reserved [6]) 
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APPENDIXC 
SYNOPSYS SCRIPT FILES 
Here we show the script files for the optimization of the PCS, note that 
all the modules were written into one file "all.v". 
We have the following files 
• compile.scr: in this file all the process of optimization is included. 
• default.scr: this file has the clocks, inputs and outputs constraint 
and definitions. 
• dont_use.scr: contain the cells that are not to be synthesized from. 
• analyze.scr: contain the information about reading in the modules. 
• regroup.scr: has the regroup command. 
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compile.scr 
remove_design -all 
include ./scripts/analyze.scr 
include ./scripts/regroup.scr 
include ./scripts/default.scr 
report_design > logs/report_design.log 
write -f db -hier -output ./DB/pcs_top.db pcs_top 
compile 
remove_unconnected_ports -blast_buses find(-hier cell"*") 
fix_hold {GTX_CLK, PMA_RX_CLK, MDC} 
compile -map_effort high -incremental -boundary_optimization 
create_schematic -hierarchy -size infinite 
write -f edif -hier -output ./DB/pcs_top.edif pcs_top 
write -f verilog -hier -output ./pcs_top.v pcs_top 
write_script -hier > pcs_top_compile.scr 
write_timing -f sdf -context verilog -output ./DB/pcs_top.sdf 
write -f db -hier -output ./DB/pcs_top_ 1 stcmp.db pcs_top 
check_test-verbose 
check_design > logs/check_design_pc.log 
report_design > logs/report_design_pc.log 
report_constraints -all_violators -verbose> logs/report_violators.log 
report_area > logs/area.log 
report_reference > logs/reference.log 
report_cell > logs/cell.log 
report_net > logs/net.log 
report_resources > logs/resources.log 
report_port -verbose > logs/port.log 
report_clock > logs/clock.log 
report_timing -path full -delay max -max_paths 1 -nworst 1 > logs/worst_path.log 
check_timing > logs/check_timings.log 
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analyze.ser 
analyze -format verilog -lib WORK {"/home/bataineh/projects/pcs_top/syn/all.v"} 
elaborate pcs_top > logs/elaborate.log 
check_design > logs/check_design.log 
uniquify 
/* -output ./databases/pcs_top.db */ 
write -hier -I DAT ABASES pcs_top 
regroup.ser 
current_design = pcs_top 
ungroup -all -flatten 
check_design > logs/check_design_regroup.log 
write -hier -I DAT ABASES pcs_top 
dont_use.ser 
/* fs80a_a/ND2 */ 
set_dont_use 
find(cell,{fs80a_a/JK*,fs80a_a/NDL2*,fs80a_a/NRL2*,fs80a_a/DB*,fs80a_a/QDB 
* ,fs80a_a/QDL *, fs80a_a/QJK* ,fs80a_a/QT*, fs80a_a/T*}) 
/* set_dont_use 
find( cell, {fs80a_a/OAI 112*, fs80a_a/OAI 13*, fs80a_a/OAl22*, fs80a_a/OAl23*, fs80 
a_a/OAl33*}) */ 
/* set_dont_use find(cell, {fs80a_a/ND2*}) for some reason with this in, incorrect 
logic is generated*/ 
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default.scr page( I) 
include dont_use.scr 
derive_clocks 
create_clock -name "GTX_CLK" -period 8 -waveform { "0" "4"} { "GTX_CLK"} 
set_clock_skew -rise_delay 1 "GTX_CLK" 
set_clock_skew -fall_delay 1 "GTX_CLK" 
set_dont_touch_network find( clock, "GTX_CLK") 
set_clock_skew -uncertainty 1.0 "GTX_CLK" 
create_clock -name "PMA_RX_CLK" -period 8 -waveform { "0" "4" } { "PMA_RX_CLK"} 
set_clock_skew-rise_delay 1 "PMA_RX_CLK" 
set_clock_skew -fall_delay 1 "PMA_RX_CLK" 
set_dont_touch_network find( clock, "PMA_RX_CLK") 
set_clock_skew -uncertainty 1.0 "PMA_RX_CLK" 
create_clock -name "MDC" -period 400 -waveform { "0" "200" } { "MDC" } 
set_clock_skew-fall_delay 1 "MDC" 
set_clock_skew -rise_delay 1 "MDC" 
set_dont_touch_network find( clock, "MDC") 
set_clock_skew -uncertainty 1.0 "MDC" 
set_dont_touch {PMA_RX_CLK,GTX_CLK,MDC} 
set_false_path -setup -reset_path -to {"MDC"} -from { "GTX_CLK"} 
set_false_path -hold -reset_path -to {"MDC"} -from { "GTX_CLK"} 
set_false_path -setup -reset_path -to { "GTX_CLK"} -from {"MDC"} 
set_false_path -hold -reset_path -to { "GTX_CLK"} -from {"MDC"} 
/*set_false_path -setup -reset_path -to { "GTX_CLK"} -from { "PMA_RX_CLK" }*/ 
/*set_false_path -hold -reset_path -to { "GTX_CLK"} -from { "PMA_RX_CLK" }*/ 
/*set_false_path -setup -reset_path -to { "PMA_RX_CLK"} -from { "GTX_CLK" }*/ 
/*set_false_path -hold -reset_path -to { "PMA_RX_CLK"} -from { "GTX_CLK" }*/ 
set_false_path -from find(port,"phy_add") 
set_false_path -from find(port, "power_on_in") · 
set_false_path -from find(port,"repeater_mode") 
set_false_path -from find(port,"signal_detect") 
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default.scr page(2) 
set_input_delay-clock GTX_CLK -max -rise 2.5 { TX_ER, TX_EN, TXD} 
set_input_delay-clock GTX_CLK -max -fall 2.5 { TX_ER, TX_EN, TXD} 
set_input_delay -clock GTX_CLK -min -rise 1.0 { TX_ER, TX_EN, TXD} 
set_input_delay -clock GTX_CLK -min -fall 1.0 { TX_ER, TX_EN, TXD} 
set_input_delay-clock PMA_RX_CLK-max -rise 2.5 rx_code_group 
set_input_delay-clock PMA_RX_CLK-max -fall 2.5 rx_code_group 
set_input_delay -clock PMA_RX_CLK -min -rise 1.0 rx_code_group 
set_input_delay -clock PMA_RX_CLK -min -fall 1.0 rx_code_group 
set_false_path -to find(port,"RX_CLK") 
set_false_path -to find(port,"mr_loopback") 
set_output_delay-clock GTX_CLK -max -rise 2.5 {COL, CRS,tx_code_group} 
set_output_delay -clock GTX_CLK -max -fall 2.5 {COL, CRS,tx_code_group} 
set_output_delay -clock GTX_CLK -min -rise 0.5 {COL, CRS,tx_code_group} 
set_output_delay-clock GTX_CLK -min -fall 0.5 {COL, CRS,tx_code_group} 
set_output_delay-clock PMA_RX_CLK -max -rise 2.0 { RXD, RX_DV, RX_ER} 
set_output_delay -clock PMA_RX_CLK -max -fall 2.0 { RXD, RX_DV, RX_ER} 
set_output_delay-clock PMA_RX_CLK -min -rise 0.5 { RXD, RX_DV, RX_ER} 
set_output_delay -clock PMA_RX_CLK -min -fall 0.5 { RXD, RX_DV, RX_ER} 
set_input_delay-clock MDC -max 10 "MDIO" 
set_input_delay -clock MDC -min 10 "MDIO" 
set_output_delay -clock MDC -max 10 "MDIO" 
set_output_delay -clock MDC -min 1 O "MDIO" 
set_drive 1 all_inputs() 
set_max_capacitance 5 all_outputs() 
set_max_area 0 
set_max_transition 1.2 current_design 
set_operating_conditions -min BCCOM -max WCCOM 
set_fix_multiple_port_nets -all -buffer_constants 
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